• Title/Summary/Keyword: Dual Core System

Search Result 95, Processing Time 0.024 seconds

SoC Emulation in Multiple FPGA using Bus Splitter

  • Wooseung Yang;Lee, Seung-Jong;Ando Ki;Kyung, Chong-Min
    • Proceedings of the IEEK Conference
    • /
    • 2003.07b
    • /
    • pp.859-862
    • /
    • 2003
  • This paper proposes an emulation environment for SoC designs using small number of large gate-count FPGA's and a PC system. To overcome the pin limitation problem in partitioning the design when the design size overwhelms the FPGA gate count, we use bus splitter modules that replicate on-chip bus signals in one FPGA to arbitrary number of other FPGA's with minimal pin count. The proposed scheme is applied to the emulation of 2 million gate multimedia processing chip using two Xilinx Viretex-2 6000 FPGA devices in 6.6MHz operating frequency. An ARM core, memories, camera and LCD display are modeled in software using dual 2GHz Pentium-III processors. This scheme can be utilized for more than 2 FPGA's in the same ways as two FPGA case without losing emulation speed.

  • PDF

A Low Complexity, Descriptor-Less SIFT Feature Tracking System

  • Fransioli, Brian;Lee, Hyuk-Jae
    • Proceedings of the Korean Society of Broadcast Engineers Conference
    • /
    • 2012.07a
    • /
    • pp.269-270
    • /
    • 2012
  • Features which exhibit scale and rotation invariance, such as SIFT, are notorious for expensive computation time, and often overlooked for real-time tracking scenarios. This paper proposes a descriptorless matching algorithm based on motion vectors between consecutive frames to find the geometrically closest candidate to each tracked reference feature in the database. Descriptor-less matching forgoes expensive SIFT descriptor extraction without loss of matching accuracy and exhibits dramatic speed-up compared to traditional, naive matching based trackers. Descriptor-less SIFT tracking runs in real-time on an Intel dual core machine at an average of 24 frames per second.

  • PDF

The Comparison of Output Characteristic by the Electro-magnetic Structure Modification of the Axial Flux Type Permanent Magnet Synchronous Generator (종축 자속형 영구자석 동기 발전기의 전자기적 구조 변경에 따른 출력특성 비교)

  • Jung, Tae-Uk;Bae, Byung-Duk;Kim, Hoe-Cheon
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.25 no.6
    • /
    • pp.42-48
    • /
    • 2011
  • Generally, the structure without the stator core Axial Field Permanent Magnet (AFPM) generator was simple and there was nearly no cogging toque. And because it had the wide driving rate area, it had been being mainly used in the small wind power generation system. However, AFPM generator with non-slotted stator can't generate high voltage at low wind speed due to long air-gap. It is the reason of output efficiency drop. Therefore, in this paper, the AFPM synchronous generator with internal rotor and dual slotted stators for the small wind turbine is studied, and deal with a cogging torque minimization through the determination of optimum pole-arc ratio.

Design for the Semaphore Interface Function of the Dual Core Embedded Linux System (듀얼코어 임베디드 리눅스 시스템에서 코어간 세마포어 인터페이스 기능 설계)

  • Jung, Ji-Sung;Lee, Jae-Gi
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2018.10a
    • /
    • pp.97-100
    • /
    • 2018
  • 세마포어 처리문제는 프로세스간 메시지를 전송하거나 공유메모리를 통해 특정 데이터를 공유할 때 발생되는 문제로 공유된 자원에 여러 개의 프로세스가 동시에 접근하면 안되며, 단지 한번에 하나의 프로세서만 접근 가능하도록 하여야 한다. 세마포어 기본정책은 호출되는 코어에 생성되며, 다른 코어에서는 IPI를 통해 존재 여부를 확인한다. 동일 코어에서 접근 시 기존방식으로 사용한다. 본 논문에서는 서로 다른 코어 및 운영체제에서 다른 코어에서 접근할 때에는 IPI를 통해 존재 여부를 확인한 후 더미 세마포어 구조체를 생성하여 관련 정보를 유지하고 해당 요청을 처리해 주는 세마포어 인터페이스 기능 설계 방법을 제안한다. 제안하는 세마포어 인터페이스 기능 설계 방안은 멀티 태스킹 기술 구현으로 기존 코어가 가지고 있는 성능상의 문제를 해결해 준다.

A summary of KEPCO's 765kV substation design (한전 765kV 변전소의 기본설계 개요)

  • Kim, M.D.;Jung, S.H.;Kim, J.H.
    • Proceedings of the KIEE Conference
    • /
    • 1999.07e
    • /
    • pp.2139-2142
    • /
    • 1999
  • 765kV substations which will be the core installation of the bulk power transmission system in Korea for the upcoming $21^{st}$ century, were designed of outdoor full GIS type to minimize required area. As principal equipment, main transformers of 2,000 MVA per bank and 50kA 8,000A gas insulated switchgears of up-to-date technology were adopted in designing substations to transmit bulk power of 10GW. Dual digital protective relay systems and distributed indication and control systems with fiber optic LAN were used.

  • PDF

An Optimal Implementation of Object Tracking Algorithm for DaVinci Processor-based Smart Camera (다빈치 프로세서 기반 스마트 카메라에서의 객체 추적 알고리즘의 최적 구현)

  • Lee, Byung-Eun;Nguyen, Thanh Binh;Chung, Sun-Tae
    • Proceedings of the Korea Contents Association Conference
    • /
    • 2009.05a
    • /
    • pp.17-22
    • /
    • 2009
  • DaVinci processors are popular media processors for implementing embedded multimedia applications. They support dual core architecture: ARM9 core for video I/O handling as well as system management and peripheral handling, and DSP C64+ core for effective digital signal processing. In this paper, we propose our efforts for optimal implementation of object tracking algorithm in DaVinci-based smart camera which is being designed and implemented by our laboratory. The smart camera in this paper is supposed to support object detection, object tracking, object classification and detection of intrusion into surveillance regions and sending the detection event to remote clients using IP protocol. Object tracking algorithm is computationally expensive since it needs to process several procedures such as foreground mask extraction, foreground mask correction, connected component labeling, blob region calculation, object prediction, and etc. which require large amount of computation times. Thus, if it is not implemented optimally in Davinci-based processors, one cannot expect real-time performance of the smart camera.

  • PDF

Improving cyclic behavior of multi-level pipe damper using infill or slit diaphragm inside inner pipe

  • Zahrai, Seyed Mehdi;Cheraghi, Abdullah
    • Structural Engineering and Mechanics
    • /
    • v.64 no.2
    • /
    • pp.195-204
    • /
    • 2017
  • Analytical and experimental studies of the innovative pipe in pipe damper have been recently investigated by the authors. In this paper, by adding lead or zinc infill or slit diaphragm inside the inner pipe, it is tried to increase the equivalent viscous damping ratio improving the cyclic performance of the recently proposed multi-level control system. The damper consists of three main parts including the outer pipe, inner pipe and added complementary damping part. At first plastic deformations of the external pipe, then the internal pipe and particularly the added core and friction between them make the excellent multi-level damper act as an improved energy dissipation system. Several kinds of added lead or zinc infill and also different shapes of slit diaphragms are modeled inside the inner pipe and their effectiveness on hysteresis curves are investigated with nonlinear static analyses using finite element method by ABAQUS software. Results show that adding lead infill has no major effect on the damper stiffness while zinc infill and slit diaphragm increase damper stiffness sharply up to more than 10 times depending on the plate thickness and pipe diameter. Besides, metal infill increases the viscous damping ratio of dual damper ranging 6-9%. In addition, obtained hysteresis curves show that the multi-level control system as expected can reliably dissipate energy in different imposed energy levels.

Development of a Competency-Based Assessment Framework for High School Home Economics (고등학교 가정과의 역량 기반 평가 프레임워크 개발)

  • Young Sun Choi;Mi Jeong Park
    • Human Ecology Research
    • /
    • v.62 no.2
    • /
    • pp.197-216
    • /
    • 2024
  • The dual aims of this study were i) to explore the effectiveness of an assessment method that can measure the competencies learned through high school home economics and ii) develop a competency-based assessment framework for high school home economics, including components of competency-based assessment, item development system, and other elements. The study involved the following stages: literature analysis, draft development, concretization, validity verification, and final version. Based on the results of the literature analysis and expert deliberation, a competency-based assessment framework for high school home economics was developed which comprised three dimensions: 'core idea' × 'process' × 'context and value'. Based on this, an item analysis table was presented to systematize various activities for the competency-based assessment of high school home economics, following which a holistic rubric suitable for competency assessment tasks was proposed by referring to the newly developed 'process' dimension assessment criteria. This study is significant in that it is the first to propose a competency-based assessment framework that systematically presents a variety of assessment activities. These will facilitate the development of assessment standards and tools that teachers can refer to or trust in the changing school environment due to the introduction of the standard-based assessment system based on a high school credit system, and the guarantee of a minimum achievement level.

Active control of amplitude and phase of high-power RF systems in EAST ICRF heating experiments

  • Guanghui Zhu;Lunan Liu;Yuzhou Mao;Xinjun Zhang;Yaoyao Guo;Lin Ai;Runhao Jiang;Chengming Qin;Wei Zhang;Hua Yang;Shuai Yuan;Lei Wang;Songqing Ju;Yongsheng Wang;Xuan Sun;Zhida Yang;Jinxin Wang;Yan Cheng;Hang Li;Jingting Luo
    • Nuclear Engineering and Technology
    • /
    • v.55 no.2
    • /
    • pp.595-602
    • /
    • 2023
  • The EAST ICRF system operating space has been extended in power and phase control with a low-level RF system for the new double-strap antenna. Then the multi-step power and periodic phase scanning experiment were conducted in L-mode plasma, respectively. In the power scanning experiment, the stored energy, radiation power, plasma impedance and the antenna's temperature all have positive responses during the short ramp-ups of PL;ICRF. The core ion temperature increased from 1 keV to 1.5 keV and the core heating area expanded from |Z| ≤ 5 cm to |Z| ≤ 10 cm during the injection of ICRF waves. In the phasing scanning experiment, in addition to the same conclusions as the previous relatively phasing scanning experiment, the superposition effect of the fluctuation of stored energy, radiation power and neutron yield caused by phasing change with dual antenna, resulting in the amplitude and phase shift, was also observed. The active control of RF output facilitates the precise control of plasma profiles and greatly benefits future experimental exploration.

Characteristics of Open-Loop Current Sensor with Temperature Compensation Circuit (온도보상회로를 부착한 개방형 전류측정기의 특성)

  • Ku, Myung-Hwan;Park, Ju-Gyeong;Cha, Guee-Soo;Kim, Dong-Hui;Choi, Jong-Sik
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.16 no.12
    • /
    • pp.8306-8313
    • /
    • 2015
  • Open-type current sensors have been commonly used for DC motor controller, AC variable controller and Uninterruptible Power Supply. Recently they have begun to be used more widely, as the growth of renewable energy and smart-grid in power system. Considering most of the open-type current sensors are imported, developing the core technology needed to produce open-type current sensors is required. This paper describes the development and test results of open-type current sensors. Design of C type magnetic core, selection and test of a Hall sensor, design of current source circuit and signal conditioning circuit are described. 100A class DIP(Dual In-line Package) type and SMD(Surface Mount Devide) type open-type current sensors was made and tested. Test results show that the developed open-type current sensor satisfies the accuracy requirement of 2% and linearity requirement of 2% at 100 A of DC and AC current of 60Hz. Temperature compensation was carried out by using a temperature compensation circuit with NTC(Negative Temperature Coefficient) thermistor and the effect of the temperature compensation are described.