Proceedings of the IEEK Conference (대한전자공학회:학술대회논문집)
- 2003.07b
- /
- Pages.859-862
- /
- 2003
SoC Emulation in Multiple FPGA using Bus Splitter
- Wooseung Yang (Dept. of EECS, KAIST) ;
- Lee, Seung-Jong (R&D Center, Dynalith Systems Co. Ltd.) ;
- Ando Ki (R&D Center, Dynalith Systems Co. Ltd.) ;
- Kyung, Chong-Min (Dept. of EECS, KAIST)
- Published : 2003.07.01
Abstract
This paper proposes an emulation environment for SoC designs using small number of large gate-count FPGA's and a PC system. To overcome the pin limitation problem in partitioning the design when the design size overwhelms the FPGA gate count, we use bus splitter modules that replicate on-chip bus signals in one FPGA to arbitrary number of other FPGA's with minimal pin count. The proposed scheme is applied to the emulation of 2 million gate multimedia processing chip using two Xilinx Viretex-2 6000 FPGA devices in 6.6MHz operating frequency. An ARM core, memories, camera and LCD display are modeled in software using dual 2GHz Pentium-III processors. This scheme can be utilized for more than 2 FPGA's in the same ways as two FPGA case without losing emulation speed.
Keywords