• Journal of IKEEE
• /
• v.25 no.1
• /
• pp.133-138
• /
• 2021

We propose a Ku-band three-stack CMOS power amplifier to enhance the output power and efficiency. To minimize the dc power consumption, the driver stage is designed using common-source structure. To obtain high output power and utilize a voltage combining method, the power stage is designed using stack structure. To verify the proposed power amplifier structure, we design a Ku-band power amplifier using 65-nm RFCMOS process which provide nine metal layers. The P1dB, power-added efficiency, and gain are higher than 20 dBm, 23 dB, and 25%, respectively, while the operating frequency is 14 GHz-16 GHz.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.4 no.4
• /
• pp.280-285
• /
• 2004

In this paper, a 9-bit analog-to-digital converter (ADC) is designed for optical disk drive (ODD) servo applications. In the ADC, the circuit technique to increase the operating range of the sample-and-hold amplifier is proposed, which can process the wide-varying input common-mode range. The algorithmic ADC structure is chosen so that the area can be significantly reduced, which is suitable for SoC integration. The ADC is fabricated in a 0.18-$\mu\textrm{m} $ CMOS 1P5M technology. Measurement results of the ADC show that SNDR is 51.5dB for the sampling rate of 6.5MS/s. The power dissipation is 36.3mW for a single supply voltage of 3.3V.

• ETRI Journal
• /
• v.29 no.2
• /
• pp.212-218
• /
• 2007

A novel low-voltage CMOS current feedback operational amplifier (CFOA) is presented. This realization nearly allows rail-to-rail input/output operations. Also, it provides high driving current capabilities. The CFOA operates at supply voltages of ${\pm}0.75V$ with a total standby current of 304 ${\mu}A$. The circuit exhibits a bandwidth better than 120 MHz and a current drive capability of ${\pm}1$ mA. An application of the CFOA to realize a new all-pass filter is given. PSpice simulation results using 0.25 ${\mu}m$ CMOS technology parameters for the proposed CFOA and its application are given.

• Proceedings of the Korea Electromagnetic Engineering Society Conference
• /
• 2000.11a
• /
• pp.197-201
• /
• 2000

In this paper, a MMIC(Monolithic Microwave Integrated Circuit) broadband drive amplifier for wireless communication system has designed using active feedback method. The MMIC brodband amplifier was designed using 0.5$\mu\textrm{m}$ MESFET of ETRI library. Simulation results show that gain is 22 dB, and gain flatness ${\pm}$1 dB. Maximum output power 15 dBm and noise figure 2.5 dB in bandwidth 500 MHz ～3.0 GHz. The MMIC Broadband amplifer's chip area is 14mm${\times}$1.4mm.

• Journal of Advanced Navigation Technology
• /
• v.21 no.6
• /
• pp.626-632
• /
• 2017

This paper describes a high power amplifier combining eight low power amplifiers using a radial power combiner with low insertion loss. The radial power combiner is a non-resonant type combiner with 8 input ports and is implemented by microstrip transmission line. The combiner characteristics designed at operating frequency of 1.045 GHz have an insertion loss of 0.7 dB and a return loss of more than 12 dB. Also, the low power amplifier used was designed with AFT27S010NT1 transistor and designed to satisfy the same gain, phase and constant output characteristic at operating frequency. The high power amplifier, which combiners the radial power combiner and the drive amplifier of 8 W output by driving low power amplifiers obtained the output characteristic of 33 W at operating frequency of 1.045 GHz. Also, the change of the output characteristic of the amplifier using the radial combiner was graceful degradation when the low power amplifier failed one by one.

• Proceedings of the IEEK Conference
• /
• 2005.11a
• /
• pp.1301-1304
• /
• 2005

In this paper, we used class D amplification circuit proposed to improve the decline of error rate caused by rapidly variable impedance in the Power Line Communication. We manufactured voltage drive circuit and current drive circuit that are driven circuit of power line modem on the present. And with the same power line modem, we made a comparison experiment applying the driver circuit that used class D amplifier proposed in this paper. As a result of Experiment, We showed that it has more superior than other existing drive circuits at the impedance change in the power line communication.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.48 no.1
• /
• pp.50-54
• /
• 2011

In this article, the linearity of single power amplifier is improved by suppress $2^{nd}$ and $3^{rd}$ harmonics at output port of high power amplifier and by cancelling of $3^{rd}$ IMD. The matching network in order to suppress harmonics consists of metamaterial like the CRLH. The $2^{nd}$ and $3^{rd}$ harmonics are suppressed over 27 dBc, respectively. A phase of generated $3^{rd}$ IMD at output of DPA (drive power amplifier) has changed in order to offset the $3^{rd}$ IMD of HPA (high power amplifier). The harmonics of the proposed PAM suppress over 6 dB than single HPA. The PAM has a 36.98 dBm of the output power, 21.6 dB of the power gain and 29.4 % of the PAE. The harmonics is a -53 dBc about PAM. This result indicate that a harmonic level is lower 20 dB than reference power amplifier.

• Journal of the Institute of Electronics Engineers of Korea TE
• /
• v.37 no.2
• /
• pp.83-90
• /
• 2000

A simple low-cost and small size 1.88-198 GHz Band RF power amplifier module is developed for IMT2000 repeater. The power amplifier consists of two stage amplifiers that the first stage amplifier is drive amplifier using discrete type P-HEMT (ATF-34143, 800 micron gate width, Agilent Technologies) and the second is power amplifier with 300Bm 1dB gain compression point using GaAs FET(EFA240D-SOT89, 2400 micron gate width, Excelics Semiconductor). this power amplifier module feature a 29.5dBm 1dB gain compression point, 29.5dB gain, 42dBm 3rd order intercept point(OIP3) and -10dB/-l2dB input/output return loss over the 1880-1980 MHz. This PA module is fully integrated using MIC technology into a small size and design by full nonlinear design technologies. The dimensions of this PA module are 42(L) $\times$ 34(W) mm.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.49 no.2
• /
• pp.72-75
• /
• 2012

In this paper, high-efficiency DC-AC converter is implemented for the wireless power transmission. The DC-AC converter is implemented by combining the oscillator and power amplifier. Because the conversion efficiency of wireless power transmitter is strongly affected by the efficiency of power amplifier, the high-efficiency power amplifier is implemented by using the Class-E amplifier structure. Also, because the output power of oscillator connected to the input stage of power amplifier is low, high-gain two-stages power amplifier using the drive amplifier is implemented to realize the high-output power DC-AC converter. The dual band harmonic suppression filter is implemented to suppress 2nd, 3rd harmonics of 13.56 MHz. The output power and conversion efficiency of DC-AC converter are 40 dBm and 80.2 % at the operation frequency of 13.56 MHz.

• ETRI Journal
• /
• v.36 no.6
• /
• pp.924-930
• /
• 2014

This paper presents a $0.13{\mu}m$ CMOS 3-level envelope delta-sigma modulation (EDSM) RF signal generator, which synthesizes a 2.6 GHz-centered fully symmetrical 3-level EDSM signal for high-efficiency power amplifier architectures. It consists of an I-Q phase modulator, a Class B wideband buffer, an up-conversion mixer, a D2S, and a Class AB wideband drive amplifier. To preserve fast phase transition in the 3-state envelope level, the wideband buffer has an RLC load and the driver amplifier uses a second-order BPF as its load to provide enough bandwidth. To achieve an accurate 3-state envelope level in the up-mixer output, the LO bias level is optimized. The I-Q phase modulator adopts a modified quadrature passive mixer topology and mitigates the I-Q crosstalk problem using a 50% duty cycle in LO clocks. The fabricated chip provides an average output power of -1.5 dBm and an error vector magnitude (EVM) of 3.89% for 3GPP LTE 64 QAM input signals with a channel bandwidth of 10/20 MHz, as well as consuming 60 mW for both channels from a 1.2 V/2.5 V supply voltage.