# Low-Voltage CMOS Current Feedback Operational Amplifier and Its Application 

Soliman A. Mahmoud, Ahmed H. Madian, and Ahmed M. Soliman

A novel low-voltage CMOS current feedback operational amplifier (CFOA) is presented. This realization nearly allows rail-to-rail input/output operations. Also, it provides high driving current capabilities. The CFOA operates at supply voltages of $\pm 0.75 \mathrm{~V}$ with a total standby current of $304 \mu \mathrm{~A}$. The circuit exhibits a bandwidth better than 120 MHz and a current drive capability of $\pm 1 \mathrm{~mA}$. An application of the CFOA to realize a new all-pass filter is given. PSpice simulation results using $0.25 \mu \mathrm{~m}$ CMOS technology parameters for the proposed CFOA and its application are given.

Keywords: Current feedback op-amp, low-voltage, variable gain amplifier, all-pass filter.

[^0]
## I. Introduction

In recent years, great interest has been devoted to the analysis and design of current feedback op-amp and current-conveyor integrated circuits [1]-[14], mainly because these circuits exhibit better performance, particularly higher speed and better bandwidth, than classic voltage-mode operational amplifiers (VOA). The current feedback operational amplifier (CFOA) close-loop bandwidth is independent of its close-loop gain (provided that the feedback resistance is kept constant and much higher than the CFOA inverting input resistance) [7] unlike VOA-based circuits, which are limited by a constant gain-bandwidth product. The CFOA, shown in symbolic form in Fig. 1(a), is a four-port network which has a describing matrix of the following form:

$$
\left[\begin{array}{c}
\mathrm{I}_{\mathrm{Y}}  \tag{1}\\
\mathrm{~V}_{\mathrm{X}} \\
\mathrm{I}_{\mathrm{Z}} \\
\mathrm{~V}_{\mathrm{O}}
\end{array}\right]=\left[\begin{array}{llll}
0 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 \\
0 & 1 & 0 & 0 \\
0 & 0 & 1 & 0
\end{array}\right]\left[\begin{array}{c}
\mathrm{V}_{\mathrm{Y}} \\
\mathrm{I}_{\mathrm{X}} \\
\mathrm{~V}_{\mathrm{Z}} \\
\mathrm{I}_{\mathrm{O}}
\end{array}\right] .
$$

Originally, CFOAs were implemented using only bipolar process technology. This technology is intrinsically well suited to process signals in the form of currents giving the high bipolar junction transistor (BJT) transconductance. More recently, several CMOS realizations for the CFOA have been reported in the literature [4]-[7], [9]-[14]. The CFOA has always been seen as an extension of the second generation current conveyor (CCII); therefore, the design approach was to cascade a CCII + with a voltage follower to realize the complete circuit [2]. The obtained bandwidth was always a degraded version of the CCII+ bandwidth. Several CMOS CFOA implementations have been presented to provide offset


Fig. 1. (a) Current feedback op-amp symbol and (b) CFOA block diagram [2].
compensation [4], high current drive capability [6], [7], and suitability for high frequency applications compensation [5]. The low-power/low-voltage issue, which is increasingly important in very large scale integrated (VLSI) circuits, was partially addressed in [12].
In this paper, a novel CMOS current-feedback operational amplifier is presented. The CFOA is capable of operating under a minimum supply voltage $\left(\left|V_{\mathrm{T}_{\mathrm{p}}}\right|+\mathrm{V}_{\mathrm{Tn}}+\mathrm{V}_{\mathrm{DS}, \text { sat }}\right)$ and with reduced power dissipation. The new circuit includes a class AB output stage exhibiting high current drive capability and good power conversion efficiency. A rail-to-rail input and output voltage operation is also nearly achieved.
This paper is organized as follows. In section II, the circuit description and CMOS realization of the proposed CFOA are illustrated. In section III, PSpice simulations of the proposed CFOA using CMOS $0.25 \mu \mathrm{~m}$ technology are also given. In section IV, an application of the CFOA to realize a new all-pass filter structure is given. In section V, conclusions are drawn.

## II. Proposed CMOS Current Feedback Op-Amp

As stated in the introduction, the CFOA could be realized by the CCII which is cascaded with a voltage follower [2], as shown in Fig. 1(b). The CMOS realization of the proposed CFOA, which offers both low-voltage and high drive capability will be described.
The CMOS realization of the proposed CFOA shown in Fig. 2 consists of two matched parallel connected n-differential pairs, $\left(\mathrm{M}_{1}, \mathrm{M}_{2}\right)$ and $\left(\mathrm{M}_{3}, \mathrm{M}_{4}\right)$; two matched biasing current source transistors, $\left(\mathrm{M}_{5}, \mathrm{M}_{6}\right)$; a cascoded current mirror formed of matched transistors, $\left(\mathrm{M}_{7}, \mathrm{M}_{8}, \mathrm{M}_{9}\right)$; and two pairs of matched source follower transistors, $\left(M_{10}, M_{11}\right)$ and $\left(M_{12}, M_{13}\right)$. Transistors $\mathrm{M}_{5}$ and $\mathrm{M}_{6}$ carry equal bias currents $\left(\mathrm{I}_{\mathrm{B}}\right)$, while
transistors $\left(\mathrm{M}_{10}, \mathrm{M}_{11}\right)$ and $\left(\mathrm{M}_{12}, \mathrm{M}_{13}\right)$ produce a positive voltage shift for the input voltage applied on transistors $\mathrm{M}_{11}$ and $\mathrm{M}_{13}$. All transistors are operating in the saturation region; the control voltage $V_{C}$ applied to transistor gates $\mathrm{M}_{10}$ and $\mathrm{M}_{12}$ controls the shifting value as

$$
\begin{align*}
& \mathrm{V}_{\mathrm{Yi}}=\mathrm{V}_{\mathrm{Y}}+\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{C}}\right),  \tag{2}\\
& \mathrm{V}_{\mathrm{Xi}}=\mathrm{V}_{\mathrm{X}}+\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{C}}\right), \tag{3}
\end{align*}
$$

where $\mathrm{V}_{\mathrm{Yi}}$ and $\mathrm{V}_{\mathrm{Xi}}$ are the output voltages from the source followers, $\mathrm{V}_{\mathrm{Y}}$ is the high input impedance voltage, and $\mathrm{V}_{\mathrm{X}}$ is the low input impedance terminal.
The circuit regions of operation can be explained as follows: $\mathrm{V}_{\mathrm{Y}}$ and $\mathrm{V}_{\mathrm{X}}$ voltages are closed to the negative supply voltage $\mathrm{V}_{\mathrm{SS}}$ ( $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{Y}}, \mathrm{V}_{\mathrm{X}}<2 \mathrm{~V}_{\mathrm{Tn}}+\mathrm{V}_{\mathrm{ss}}$ ), so the current source transistor $\mathrm{M}_{5}$ and, hence, the differential pair $\mathrm{M}_{3}$ and $\mathrm{M}_{4}$ are cut-off. Therefore, the small and large signal behaviour of the whole circuit results only from the contribution of the differential pair $\mathrm{M}_{1}$ and $\mathrm{M}_{2}$, biased with current source transistor $\mathrm{M}_{6}$. In the middle range ( $2 \mathrm{~V}_{\mathrm{Tn}}+\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{Y}}, \mathrm{V}_{\mathrm{X}}<\mathrm{V}_{\mathrm{C}}+2 \mathrm{~V}_{\mathrm{Tn}}-2 \mathrm{~V}_{\mathrm{DD}}$ ), both input pairs $\left(\mathrm{M}_{1}, \mathrm{M}_{2}\right)$ and $\left(\mathrm{M}_{3}, \mathrm{M}_{4}\right)$ are active and the small and large signal behaviour of the whole circuit results from the contribution of both differential pairs. Finally, when $V_{Y}, V_{X}$ are very close to the positive supply voltage $V_{D D}$ $\left(\mathrm{V}_{\mathrm{C}}+2 \mathrm{~V}_{\mathrm{Tn}}-2 \mathrm{~V}_{\mathrm{DD}} \leq \mathrm{V}_{\mathrm{Y}}, \mathrm{V}_{\mathrm{x}} \leq \mathrm{V}_{\mathrm{DD}}\right)$, the current sources of the shifters $\mathrm{M}_{10}$ and $\mathrm{M}_{12}$ are cut-off. Therefore, the small and large signal behaviour of the whole circuit contribution results only from the differential pair $\mathrm{M}_{3}$ and $\mathrm{M}_{4}$, biased with current source transistor $\mathrm{M}_{5}$. This ensures a rail-to-rail operation.
It is apparent that this structure does not provide a constant transconductance over the variations of the input voltages $\mathrm{V}_{\mathrm{Y}}$ and $\mathrm{V}_{\mathrm{x}}$. A feed forward section could be added to guarantee a constant transconductance over the variations of the input voltages $\mathrm{V}_{\mathrm{Y}}$ and $\mathrm{V}_{\mathrm{X}}$; however, this is not a real drawback so long as the loop gain is sufficiently high. Indeed, variations of the open-loop parameter were greatly reduced by feedback action.
The structure of the CFOA input stage (voltage follower) requires the X terminal to have low input impedance, so a suitable buffer circuit should be used to fulfill this condition and to provide a rail-to-rail swing capability. Transistors ( $\mathrm{M}_{14^{-}}$ $\mathrm{M}_{20}$ ) fulfill the required buffering action with a rail-to-rail swing capability, as shown in Fig. 2.
Transistors $\mathrm{M}_{14}$ and $\mathrm{M}_{15}$ form the push-pull output stage at the X terminal. Transistors $\mathrm{M}_{16}$ and $\mathrm{M}_{17}$ are level-shifting transistors, providing proper biasing for transistor $\mathrm{M}_{15}$. This push-pull action of transistors $\mathrm{M}_{14}$ and $\mathrm{M}_{15}$ reduces the power dissipation. To prevent crossover distortion, both transistors $\mathrm{M}_{14}$ and $\mathrm{M}_{15}$ must be ON when no current is withdrawn from


Fig. 2. CMOS realization of the proposed CFOA.
the X terminal (standby mode), this current should be small and controllable. This is achieved by using a suitable gate voltage of $\mathrm{M}_{20}$, which sets the voltage level shift between the gates of $\mathrm{M}_{14}$ and $\mathrm{M}_{15}$. The standby power consumption of the overall circuit for dual power supply is given by

$$
\begin{equation*}
P_{S B}=2 V_{D D}\left(4 I_{S B}+4 I_{B}+4 I_{B s h}+2 I_{B 1}\right) . \tag{4}
\end{equation*}
$$

The last term in the above equation is the current passing through the level shift transistors $\left(\mathrm{M}_{16}, \mathrm{M}_{17}\right)$. This current can be kept small by choosing a small aspect ratio for transistors $\left(\mathrm{M}_{16}, \mathrm{M}_{17}\right)$. The class AB output stage enables the circuit to derive the heavy resistive and capacitive load with low standby power dissipation and no slewing. It is worth mentioning that smaller miller compensation capacitors can be connected between the gate and drain of transistors $\mathrm{M}_{14}$ and $\mathrm{M}_{21}$ to ensure good transient response under all loads.

Transistors $\mathrm{M}_{7}$ and $\mathrm{M}_{8}$ force the current in transistors $\mathrm{M}_{1}$ and $M_{3}$ to be equal to the current in transistors $M_{2}$ and $M_{4}$; therefore,

$$
\begin{equation*}
\mathrm{I}_{\mathrm{M} 1}+\mathrm{I}_{\mathrm{M} 3}=\mathrm{I}_{\mathrm{M} 2}+\mathrm{I}_{\mathrm{M} 4} . \tag{5}
\end{equation*}
$$

From the above equation, the matched differential pair transistors carry equal currents; therefore,

$$
\begin{equation*}
\mathrm{V}_{\mathrm{X}}=\mathrm{V}_{\mathrm{Y}} . \tag{6}
\end{equation*}
$$

The current follower stage, as shown in Fig. 2, is made up of transistors $\left(\mathrm{M}_{21}, \mathrm{M}_{22}\right)$. It conveys the X terminal current into the Z terminal current; therefore,

$$
\begin{equation*}
\mathrm{I}_{\mathrm{Z}}=\mathrm{I}_{\mathrm{X}} \tag{7}
\end{equation*}
$$

Finally, a suitable buffer must be available between the $Z$ and O terminals. It is similar to the buffer between the Y and X terminals and consists of transistors $\mathrm{M}_{23}$ to $\mathrm{M}_{39}$; therefore,

$$
\begin{equation*}
\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{Z}} \tag{8}
\end{equation*}
$$

It is worth mentioning that, the proposed CFOA input stage is a dual circuit. This means that when the input stage which is formed of transistors $\mathrm{M}_{1}$ to $\mathrm{M}_{6}$ changes to PMOS, the current source formed from transistors $\mathrm{M}_{7}$ to $\mathrm{M}_{9}$ and the biasing circuits $\mathrm{M}_{10}$ to $\mathrm{M}_{12}$ will be NMOS and vice versa.
For small-signal analysis, when both differential stages are properly working, the open-loop gain $\mathrm{T}(\mathrm{s})$ is given by

$$
\begin{align*}
\mathrm{T}(\mathrm{~s})= & \left(\left(\frac{\mathrm{g}_{\mathrm{m} 11} \times\left(\mathrm{r}_{\mathrm{ds} 11} / / \mathrm{r}_{\mathrm{ds} 10}\right)}{1+\mathrm{g}_{\mathrm{m} 11} \times\left(\mathrm{r}_{\mathrm{ds} 11} / / \mathrm{r}_{\mathrm{ds} 10}\right)}\right) \times \mathrm{g}_{\mathrm{m} 1((\mathrm{rm} 2)}+\mathrm{g}_{\mathrm{m} 3(\mathrm{orm} 4)}\right)  \tag{9}\\
& \times\left(\mathrm{r}_{\mathrm{ds} 7} / / \mathrm{r}_{\mathrm{ds} 1} / / \mathrm{r}_{\mathrm{ds} 3}\right) \times \mathrm{g}_{\mathrm{m} 14} \times\left(\mathrm{r}_{\mathrm{ds} 14} / / \mathrm{r}_{\mathrm{ds} 15}\right) .
\end{align*}
$$

In the above equations, $\mathrm{g}_{\mathrm{mi}}$ and $\mathrm{r}_{\mathrm{dsi}}$ are the transconductance and the drain to source resistance of the $i$-th transistor where $i$ is the transistor number. As a result for the feedback, as shown in Fig. 2, the voltage gain between the terminals Y and X becomes

$$
\begin{equation*}
\operatorname{Av}(\mathrm{s})=\frac{\mathrm{V}_{\mathrm{X}}(\mathrm{~s})}{\mathrm{V}_{\mathrm{Y}}(\mathrm{~s})}=\frac{1}{1+\frac{1}{\mathrm{~T}(\mathrm{~s})}} \tag{10}
\end{equation*}
$$

For high values of $\mathrm{T}(\mathrm{s}), \mathrm{Av}(\mathrm{s})$ tends towards 1 . The CFOA input resistance at the X terminal and the output resistance at the O terminal is approximately given by

$$
\begin{equation*}
\mathrm{r}_{\mathrm{in}-}=\mathrm{r}_{\mathrm{out}} \approx \frac{\left(\mathrm{r}_{\mathrm{ds} 14} / / \mathrm{r}_{\mathrm{ds} 15}\right)}{\mathrm{T}(0)} \tag{11}
\end{equation*}
$$

The CFOA output resistance at terminal Z is simply obtained as

$$
\begin{equation*}
\mathrm{r}_{\mathrm{Z}}=\mathrm{r}_{\mathrm{ds} 21} / / \mathrm{r}_{\mathrm{d} 22} . \tag{12}
\end{equation*}
$$

If higher output resistances are needed, cascoded topologies can be used to increase this value and to improve the linearity performance. The CFOA dc open-loop gain can be given as

$$
\begin{equation*}
\mathrm{T}(0)=\frac{\mathrm{r}_{\mathrm{Z}}}{\mathrm{r}_{\text {in }-}+\mathrm{r}_{\text {out }}} \tag{13}
\end{equation*}
$$

## III. Simulation Results

The performance of the proposed CFOA circuit was verified by performing PSpice simulations with supply voltages $\pm 0.75 \mathrm{~V}$ using $0.25 \mu \mathrm{~m}$ TSMC CMOS technology parameters and transistor aspect ratios given in Table 1. Figure 3 shows the output voltage swing of the proposed CFOA when used to

Table 1. Transistor aspect ratios.

| Transistor | $\mathrm{W}(\mu \mathrm{m})$ | $\mathrm{L}(\mu \mathrm{m})$ |
| :---: | :---: | :---: |
| $\mathrm{M}_{1}-\mathrm{M}_{4}, \mathrm{M}_{23}, \mathrm{M}_{24}, \mathrm{M}_{26}, \mathrm{M}_{27}$ | 20 | 0.25 |
| $\mathrm{M}_{5}, \mathrm{M}_{6}, \mathrm{M}_{25}, \mathrm{M}_{28}$ | 5.25 | 0.25 |
| $\mathrm{M}_{10}-\mathrm{M}_{13}, \mathrm{M}_{32}-\mathrm{M}_{35}$ | 140 | 0.75 |
| $\mathrm{M}_{7}-\mathrm{M}_{9}, \mathrm{M}_{29}-\mathrm{M}_{31}$ | 113 | 0.75 |
| $\mathrm{M}_{18}, \mathrm{M}_{14}, \mathrm{M}_{21}, \mathrm{M}_{38}$ | 294 | 3.5 |
| $\mathrm{M}_{16}, \mathrm{M}_{17}, \mathrm{M}_{36}, \mathrm{M}_{37}$ | 1 | 1 |
| $\mathrm{M}_{19}, \mathrm{M}_{15}, \mathrm{M}_{20}, \mathrm{M}_{22}, \mathrm{M}_{39}$ | 91 | 3.5 |



Fig. 3. CFOA-based variable gain amplifier output voltage.


Fig. 4. Derivatives of the output voltage of the proposed CFOA for different gains.


Fig. 5. X terminal offset voltage and its derivative versus X terminal input current $\mathrm{I}_{\mathrm{X}}$.
realize an amplifier with different gains. The input voltage was applied at the non-inverting input terminal voltage Y , the output voltage obtained at the $O$ terminal. The inverting input is terminated with $2 \mathrm{k} \Omega$, while the Z terminal is terminated with resistance values of $1 \mathrm{k} \Omega, 2 \mathrm{k} \Omega, 4 \mathrm{k} \Omega$, and $8 \mathrm{k} \Omega$. The total standby power dissipation is 0.456 mW . Figure 4 gives the derivative of the output voltage of the proposed CFOA versus the input voltage for different gains. Figure 5 shows the variation of the offset voltage across the X terminal versus the variation in the input current applied across the $X$ terminal $\left(I_{X}\right)$ when $V_{Y}$ is equal to zero. The $X$ terminal input resistance $R_{X}$ is less than $36 \Omega$ and the offset voltage is less than 20 mV . Figure 6 shows the Z terminal output current swing versus X terminal input current $\mathrm{I}_{\mathrm{X}}$. Figure 7 shows the magnitude response of the CFOA when it is used to realize a variable gain amplifier, where $V_{\text {in }}$ is the AC-varying signal with 1 V magnitude and the inverting terminal is terminated with a $1 \mathrm{k} \Omega$ and the $Z$ terminal is terminated with a variable resistance with values of $1 \mathrm{k} \Omega$, $2 \mathrm{k} \Omega, 4 \mathrm{k} \Omega$, and $8 \mathrm{k} \Omega$. The CFOA shows a constant bandwidth

Table 2. Performance comparison between CFOA introduced in [5], [6], and the proposed CFOA.

| Parameters | CFOA [5] | CFOA [6] | Proposed CFOA |
| :--- | :---: | :---: | :---: |
| CMOS technology (TSMC) | $0.5 \mu \mathrm{~m}$ | $1.2 \mu \mathrm{~m}$ | $0.25 \mu \mathrm{~m}$ |
| Power supply ( $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}$ ) | $(2.5 \mathrm{~V},-2.5 \mathrm{~V})$ | $(1.5 \mathrm{~V},-1.5 \mathrm{~V})$ | $(0.75 \mathrm{~V},-0.75 \mathrm{~V})$ |
| Total power dissipation | 1.25 mW | N.A. | 0.456 mW |
| Input voltage dynamic range | N.A. | -1.4 V to 1.4 V | -0.65 V to 0.65 V |
| X terminal offset voltage while Y and Z are grounded | N.A. | $<2 \mathrm{mV}$ | $<20 \mathrm{mV}$ |
| Current driving capability | N.A. | $-100 \mu \mathrm{~A}, 100 \mu \mathrm{~A}$ | $-1 \mathrm{~mA},+1 \mathrm{~mA}$ |
| $\mathrm{R}_{\mathrm{X}}$ | $2 \Omega$ | $<20 \Omega$ | $<36 \Omega$ |
| CFOA bandwidth | 180 MHz | 60 MHz | 120 MHz |

* N.A. $=$ not available


Fig. 6. Z terminal output current swing versus the X terminal input current $\mathrm{I}_{\mathrm{X}}$.


Fig. 7. Magnitude response of the CFOA-based variable gain amplifier.


Fig. 8. Input and output referred noise spectral densities.
for different gains. The CFOA has a 3 dB bandwidth of 120 MHz and a phase margin of $68^{\circ}$. The input and output referred noise spectral densities shown in Fig. 8 are less than $2.5 \mu \mathrm{~V} / \sqrt{\mathrm{Hz}}$. The power supply rejection-ratio (PSRR) from the positive supply to the output is 84 dB , and from the negative supply to the output is 89 dB . Table 2 gives a performance comparison between the CFOA introduced in [5], [6] and the CFOA proposed in this paper.

## IV. Application: New CFOA-Based All-Pass Filter

The proposed CFOA is used to realize a new second-order all-pass filter structure which is shown in Fig. 9. The filter consists of three cascading blocks: a weighted differential voltage integrator, a weighted differential voltage adder integrator, and a weighted differential voltage adder amplifier. By cascading the differential voltage adder integrator ( $\mathrm{N}-1$ ) times, an N-order all-pass filter can be realized. By direct analysis, the following transfer function is obtained:


Fig. 9. Proposed CFOA-based grounded-C second-order all-pass filter.
$\frac{V_{\text {out }}}{\mathrm{V}_{\text {in }}}=\frac{\mathrm{R}_{3}\left(\mathrm{R}_{2}-\mathrm{R}_{1}\right)}{\mathrm{R}_{1} \mathrm{R}_{2}} \frac{\mathrm{~s}^{2}-\mathrm{s}\left(\frac{1}{\mathrm{C}_{2}} \frac{\left(\mathrm{R}_{2}-\mathrm{R}_{1}\right)}{\mathrm{R}_{1} \mathrm{R}_{2}}\right)+\left(\left(\frac{1}{\mathrm{C}_{1} \mathrm{C}_{2}}\right)\left(\frac{\left(\mathrm{R}_{2}-\mathrm{R}_{1}\right)}{\mathrm{R}_{1} \mathrm{R}_{2}}\right)^{2}\right)}{\mathrm{s}^{2}+\mathrm{s}\left(\frac{1}{\mathrm{C}_{2}} \frac{\left(\mathrm{R}_{2}-\mathrm{R}_{1}\right)}{\mathrm{R}_{1} \mathrm{R}_{2}}\right)+\left(\left(\frac{1}{\mathrm{C}_{1} \mathrm{C}_{2}}\right)\left(\frac{\left(\mathrm{R}_{2}-\mathrm{R}_{1}\right)}{\mathrm{R}_{1} \mathrm{R}_{2}}\right)^{2}\right)}$.

From (14), the $\omega_{0}$, Q , and DC gain H of the filter are given by

$$
\begin{equation*}
\omega_{\mathrm{o}}=\frac{\left(\mathrm{R}_{2}-\mathrm{R}_{1}\right)}{\mathrm{R}_{1} \mathrm{R}_{2} \sqrt{\mathrm{C}_{1} \mathrm{C}_{2}}}, \mathrm{Q}=\sqrt{\frac{\mathrm{C}_{2}}{\mathrm{C}_{1}}}, \quad \mathrm{H}=\frac{\mathrm{R}_{3}\left(\mathrm{R}_{2}-\mathrm{R}_{1}\right)}{\mathrm{R}_{2} \mathrm{R}_{1}} . \tag{15}
\end{equation*}
$$

Figure 10 shows the ideal and simulated magnitude and phase responses of the second order all-pass filter given in Fig. 7, where $\mathrm{R}_{2}=20 \mathrm{k} \Omega, \mathrm{R}_{1}=10 \mathrm{k} \Omega, \mathrm{R}_{3}=20 \mathrm{k} \Omega$, and $\mathrm{C}_{1}=\mathrm{C}_{2}=0.005 \mathrm{nF}$.

## V. Conclusion

A new CMOS CFOA was presented, analyzed, and simulated. This CFOA has been demonstrated to improve the input stage


Fig. 10. Ideal and simulated magnitude and phase responses of the second-order all-pass filter based on the proposedCFOA.
open-loop bandwidth and reduce the voltage-transfer error. The CFOA block is suitable for low-voltage, low-power applications and is characterized by low voltage-transfer errors and highoutput driving current capability. An application example realizing the proposed second-order all-pass filter was given. Table 2 gives a summary of the simulation results and a favorable comparison between the proposed CFOA and the CFOA which was introduced in [5] and [6].

## References

[1] C. Toumazu and J. Mahattanakul, "A Theoretical Study of the Stability of High-Frequency Current Feedback Op-Amp Integrators," IEEE Trans. Circuit Syst. I, vol. 43, 1996, pp. 2-12.
[2] S.A. Mahmoud and A.M. Soliman, "Novel MOS-C BalancedInput Balanced-Output Filter Using the Current Feedback Operational Amplifier," Int. J. Electron., vol. 84, 1998, pp. 479485.
[3] A.M. Soliman, "Applications of the Current Feedback Operational Amplifier," Analog Integrated Circuits Signal Processing, vol. 11, 1996, pp. 265-302.
[4] A. Assi, M. Sawan, and J. Zhu, "An Offset Compensated and High-Gain CMOS Current Feedback Op-Amp," IEEE Trans. Circuits and Syst. I, vol. 45, no. 1, Jan. 1998, pp. 85-90.
[5] A.M. Ismail and A.M. Soliman, "Novel CMOS Current Feedback Op-Amp Realization Suitable for High Frequency Applications," IEEE Trans. Circuit Syst. I, vol. 47, 2000, pp. 918-921.
[6] S.A. Mahmoud, H.O. Elwan, and A.M. Soliman, "Low Voltage Rail to Rail CMOS Current Feedback Operational Amplifier and Its Applications for Analog VLSI," Anal. Int. Circuits Signal Processing, vol. 25, 2000, pp. 47-57.
[7] R. Mita, G. Palumbo, and S. Pennisi, ' $L o w-V o l t a g e ~ H i g h-D r i v e ~$ CMOS Current Feedback Op-Amp," IEEE Trans. Circuit Syst.-II, vol. 52, 2005, pp. 317-321.
[8] S.A. Mahmoud and A.M. Soliman, "New MOS-C Biquad Filter Using the Current Feedback Operational Amplifier," IEEE Trans. Circuit Syst.-I, vol. 46, Dec. 1999, pp. 1510-1512.
[9] J. Bayard and M. Ayachi, "OTA- and CFOA-Based LC Sinusoidal Oscillators-Analysis of the Magnitude Stabilization Phenomenon," IEEE Trans. Circuit Syst.-I, vol. 49, Aug. 2002, pp. 1231-1236.
[10] B.J. Maundy, I.G Finvers, and P. Aronhime, "Alternative Realizations of CMOS Current-Feedback Amplifiers for LowVoltage Applications," Anal. Int. Circuits Signal Processing, vol. 32, Dec. 2002, pp. 157-168.
[11] K. Manetakis and C. Toumazou, "Current-Feedback Op Amp Suitable for CMOS VLSI Technology," Elect. Let., vol. 32, no. 12, June 1996, pp. 1090-1092.
[12] J. Bales, "A Low-Power, High-Speed, Current-Feedback Op Amp with a Novel Class AB High Current Output Stage," IEEE J.

Solid State Circuit, vol. 32, no. 9, Sep. 1997, pp. 1470-1474.
[13] E. Bruun, "A Dual Current Feedback Op Amp in CMOS Current Conveyor," Electron. Lett., vol. 34, 1998, pp. 2368-2369.
[14] A.M. Soliman, "Generation of Current Conveyor-Based All-Pass Filters from Op-Amp-Based Circuits," IEEE Trans. Circuit Syst.II, vol. 44, Apr. 1997, pp. 324-330.


Soliman A. Mahmoud was born in Cairo, Egypt, in 1971. He received the BSc degree with honors in 1994, the MSc degree in 1996, and the PhD degree in 1999, all from the Electronics and Communications Department, Cairo University, Egypt. He is currently an Associate Professor at the Electrical Engineering Department, Fayoum University, Egypt. He is currently also a Visiting Associate Professor at the Electrical and Electronics Engineering Department, German University, Cairo, Egypt. In 2005, He was awarded the Science Prize in Advanced Engineering Technology from the Academy of Scientific Research and Technology. His research and teaching interests are in circuit theory, fully-integrated analog filters, high-frequency transconductance amplifiers, low-voltage analog CMOS circuit design, current-mode analog signal processing, and mixed analog/digital programmable analog blocks.


Ahmed H. Madian was born in Jeddah, Saudi Arabia, in 1975. He received the BSc degree with honors and the MSc degree from the Electronics and Communications Department, Cairo University, Egypt, in 1997 and 2001, respectively. He is currently a Research Assistant in the Electronics Engineering Department, Micro-Electronics Design Center, Egyptian Atomic Energy Authority, Cairo, Egypt. His research interests are in circuit theory, low-voltage analog CMOS circuit design, current-mode analog signal processing, and mixed/digital applications on filed programmable gate arrays.


Ahmed M. Soliman was born in Cairo, Egypt, on November 22, 1943. He received the BSc degree with honors from Cairo University, Cairo, Egypt, in 1964, the MS and PhD degrees from the University of Pittsburgh, Pittsburgh, PA, USA, in 1967 and 1970, respectively, all in electrical engineering. He is currently a Professor at the Electronics and Communications Engineering Department, Cairo University, Egypt. From September 1997September 2003, Dr. Soliman served as a Professor and the Chairman of the Electronics and Communications Engineering Department, Cairo University, Egypt. From 1985 to 1987, Dr. Soliman served as a Professor and the Chairman of the Electrical Engineering Department, United Arab Emirates University, and from 1987 to 1991, he was the Associate Dean of Engineering at the same University. He has held visiting academic appointments at San Francisco State University, Florida Atlantic University, and the American University in Cairo. He was a Visiting Scholar at Bochum University, Germany (Summer 1985), and with the Technical University of Wien, Austria (Summer 1987). In November 2005, Dr. Soliman gave a Lecture at Nanyang Technological University, Singapore. Dr. Soliman was also invited to visit Taiwan and gave Lectures at Chung Yuan Christian University and National Central University of Taiwan. In 1977, Dr. Soliman was decorated with the First Class Science Medal, from the President of Egypt, for his services to the fields of engineering and engineering education.


[^0]:    Manuscript received July 02, 2006; revised Nov. 19, 2006
    Soliman A. Mahmoud (phone: + 202507 18 67, email: amahmoud@frcu.eun.eg) is with Electrical Engineering Department, German University, Cairo, Egypt.
    Ahmed H. Madian (email: ahmed madian@hotmail.com) and Ahmed M. Soliman (email: asoliman@ieee.org) are with Electronics and Communications Department, Cairo University, Cairo, Egypt.

