• 한국정보통신학회논문지
• /
• 제14권5호
• /
• pp.1071-1077
• /
• 2010

본 논문에서는 집중 소자형 6단자 위상 상관기 구조를 설계 제작하고, 이를 바탕으로 집중 소자형 6단자 위상 상관기를 이용한 L-대역 직접변환 수신 성능을 분석하였다. 제작된 L-대역 집중 소자형 6단자 위상 상관기 소자는 저항형 전력 분배기와 twist-wire 동축케이블을 사용하였으며, 낮은 대역에서 소형화 구조가 가능하고, 광역 특성을 갖는다. 집중 소자형 6단자 위상 상관기를 사용한 L-대역 직접변환 수신 성능은 집중 소자형 6단자 위상 상관기의 LO 단자와 RF 입력 단자에 각각 중심 주파수가 1.69 GHz이고 전력이 -20 dBm인 LO 신호와 QPSK 신호를 입력하여 측정하였다. 집중 소자형 6단자 위상 상관기를 사용한 직접변환 구조는 양호한 I/Q 디지털 신호를 복원할 수 있었다.

• Journal of electromagnetic engineering and science
• /
• 제8권3호
• /
• pp.91-95
• /
• 2008

This paper presents a direct-conversion I/Q up-mixer block, which supports $3{\sim}5$ GHz ultra-wideband(UWB) applications. It consists of a VI converter, a double-balanced mixer, a RF amplifier, and a differential-to-single signal converter. To achieve wideband characteristics over $3{\sim}5$ GHz frequency range, the double-balanced mixer adopts a shunt-peaking load. The proposed RF amplifier can suppress unwanted common-mode input signals with high linearity. The proposed direct-conversion I/Q up-mixer block is implemented using $0.18-{\mu}m$ CMOS technology. The measured results for three channels show a power gain of $-2{\sim}-9$ dB with a gain flatness of 1dB, a maximum output power level of $-7{\sim}-14.5$ dBm, and a output return loss of more than - 8.8 dB. The current consumption of the fabricated chip is 25.2 mA from a 1.8 V power supply.

• 전기학회논문지
• /
• 제57권8호
• /
• pp.1464-1469
• /
• 2008

A CMOS Gm-C filter with variable cutoff frequency applicable for using in the direct conversion receiver is designed. The designed filter comprises the CMOS differential transconductors, and the gm of the transconductor is controlled by the bias voltage. This configuration can compensate variant of the cutoff frequency which could be generated by external noises, and also be used in multiband receiver. As a results of HSPICE simulation, the control range of the cutoff frequency is $1.5MHz{\sim}3.5MHz$ and the gain control range is $-2.8dB{\sim}2.6dB$. The layout of the designed 5th-order Elliptic low-pass filter is performed to fabricate a chip using $2.5V-0.25{\mu}m$ CMOS processing parameter.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2007년도 하계학술대회 논문집 Vol.8
• /
• pp.515-516
• /
• 2007

A novel design of contious-time filter for direct conversion receiver applications is proposed. The filter supports different modes including GSM, WCDMA. A 5th chebyshev filter is realized in a gm-C filter topology. The filter circuit is implemented in a standard CMOS $0.35{\mu}m$ processing parameter with a supply voltage of 2.5V. The HSPICE results show that the filter has 200KHz and 5MHz cutoff frequency, and each 3.4us and 85.44us gm value.

• International journal of advanced smart convergence
• /
• 제12권2호
• /
• pp.67-75
• /
• 2023

Recently, many studies have been conducted on ways to utilize AI technology in NIDS (Network Intrusion Detection System). In particular, CNN-based NIDS generally shows excellent performance. CNN is basically a method of using correlation between pixels existing in an image. Therefore, the method of generating an image is very important in CNN. In this paper, the performance comparison of CNN-based NIDS according to the image generation method was performed. The image generation methods used in the experiment are a direct conversion method and a one-hot encoding based method. As a result of the experiment, the performance of NIDS was different depending on the image generation method. In particular, it was confirmed that the method combining the direct conversion method and the one-hot encoding based method proposed in this paper showed the best performance.

• 대한전자공학회논문지TC
• /
• 제43권12호
• /
• pp.16-23
• /
• 2006

본 논문은 msec.이하의 짧은 펄스형 신호를 탐지하기 위해 RF 하향변환기에서 직접 변환 방식을 수행하고, 방위 추정에 CVDF (Correlation Vector Direction Finding) 기법을 사용하는 고속 방향탐지기의 개발에 관한 것이다. 선정된 5-채널 등간격 원형 배열구조에서 방향탐지기의 구성 및 특징을 간단히 기술하고 고속 신호수신을 위해 직접 변환을 아날로그 I/Q 복조기에 적용하여 동조시간을 제거하는 기술을 설명한다. 또한 상기 모델에 대한 CRLB(Cramer-Rao Lower Bound)를 유도하고, 2종의 상관형 백터 방향탐지 기법인 LSE 기반 및 상관계수형 알고리즘의 원리를 기술하고 SNR, 샘플수, 이격거리비 변화에 따른 성능을 비교하여 그 특징을 살펴본다. 직접 변환 기법을 사용한 RF 하향변환기 프로토타입을 제작하고, 2종의 상관형 백터 방향탐지 기법을 적용하여 그 성능을 분석하였다 분석 결과, 모호성 발생에 대한 내성은 상관계수형 알고리즘이 양호한 반면, 나머지 조건에서 LSE 기반 알고리즘이 우수한 것으로 조사되었고, 이 결과는 시뮬레이션 결과와 일치하는 것을 확인하였다.

• Smart Structures and Systems
• /
• 제26권5호
• /
• pp.605-617
• /
• 2020

In this study, the experimental tests for the direct tensile strength measurement of Ultra-High Performance Concrete (UHPC) were numerically modeled by using the discrete element method (circle type element) and Finite Element Method (FEM). The experimental tests used for the laboratory tensile strength measurement is the Compressive-to-Tensile Load Conversion (CTLC) device. In this paper, the failure process including the cracks initiation, propagation and coalescence studied and then the direct tensile strength of the UHPC specimens measured by the novel apparatus i.e., CTLC device. For this purpose, the UHPC member (each containing a central hole) prepared, and situated in the CTLC device which in turn placed in the universal testing machine. The direct tensile strength of the member is measured due to the direct tensile stress which is applied to this specimen by the CTLC device. This novel device transferring the applied compressive load to that of the tensile during the testing process. The UHPC beam specimen of size 150 × 60 × 190 mm and internal hole of 75 × 60 mm was used in this study. The rate of the applied compressive load to CTLC device through the universal testing machine was 0.02 MPa/s. The direct tensile strength of UHPC was found using a new formula based on the present analyses. The numerical simulation given in this study gives the tensile strength and failure behavior of the UHPC very close to those obtained experimentally by the CTLC device implemented in the universal testing machine. The percent variation between experimental results and numerical results was found as nearly 2%. PFC2D simulations of the direct tensile strength measuring specimen and ABAQUS simulation of the tested CTLC specimens both demonstrate the validity and capability of the proposed testing procedure for the direct tensile strength measurement of UHPC specimens.

• Journal of electromagnetic engineering and science
• /
• 제8권3호
• /
• pp.114-118
• /
• 2008

Direct-conversion RF front-end for 5-GHz WLAN is implemented in $0.18-{\mu}m$ CMOS technology. The front-end consists of a low noise amplifier, and low flicker noise down-conversion mixers. For the mixer, an inductor is included to resonate out parasitic tail capacitances in the transconductance stage at the operating frequency, thereby improves the flicker noise performance of the mixer, and the overall noise performance of the front-end. The receiver RF front-end has 6.5 dB noise figure, - 13 dBm input IP3, and voltage conversion gain of 20 dB with the power consumption of 30 mW.

• Journal of Electrical Engineering and Technology
• /
• 제13권3호
• /
• pp.1156-1165
• /
• 2018

This paper presents a detailed realization of direct torque controlled induction motor drive for elevator applications. The drive is controlled according to the well-known space vector modulated direct control scheme (SVM-DTC). As the elevator drives are usually equipped with speed sensors, flux estimation is carried out using a current model where two stator currents are measured and accurate instantaneous rotor speed measurement is used to overcome the need for measuring stator voltages. Speed profiling for a comfortable elevator ride and other supervisory control activities to provide smooth operation are also explained. The drive performance is examined and controllers' parameters are fine-tuned using MATLAB/SIMULINK. The blocks used for flux and torque estimation and control in the offline simulation are compiled for real-time using dSPACE Microlabox. The performance of the drive has been verified experimentally. The results show good performance under transient and steady state conditions.

• 한국전자파학회논문지
• /
• 제27권9호
• /
• pp.825-833
• /
• 2016

본 논문에서는 $0.18{\mu}m$ CMOS 공정을 사용한 저 전력 고 이득 주파수 상향변환기를 이용하여 IEEE 802.15.4 규격을 만족하는 직접 변환 송신기를 제안 및 설계한다. 설계된 RF 직접 변환 송신기는 차동입력 디지털-아날로그 변환기, 수동 저역통과 필터, 가변이득 증폭기, Quadrature 주파수 상향 변환기 그리고 차동 출력 구동증폭기로 구성되어 있다. 제안하는 직접변환 송신기에서 핵심적인 부분은 2.4 GHz Zigbee 규격을 저 전력으로 구동하는데 있다. 특히 Quadrature 주파수 상향변환기는 이득 Boosting을 통하여 적은 전류 소모로도 충분한 이득과 선형성을 보이고 있다. 측정결과, 공급전압 1.2 V에서 송신기의 총 소모 전류는 7.8 mA이고, 최대 출력 전력은 0 dBm 이상 그리고 -30 dBc의 ACPR(Adjacent Channel Power Ratio)을 나타내고 있다.