• 한국자동차공학회논문집
• /
• 제4권2호
• /
• pp.1-10
• /
• 1996

The objective of this paper is to develop a motion base for the vehicle driving simulator. Kinematic analysis are carried out to obtain maximum strokes and velocities of hydraulic actuators. Hydraulic control forces of the actuators are estimated by inverse dynamic analysis. Finally, an optimal design is performed to find attachment points of the actuators so that control forces are minimized. A control logic for the motion base is developed to make the motion base follow the given reference signals. The control logic is implemented on a digital signal processor(DSP) board.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 1999년도 전력전자학술대회 논문집
• /
• pp.469-471
• /
• 1999

In this paper, the method of Space-Vector Pulse Width Modulation(SVPWM) with Fuzzy Logic Regulator(FLR) is proposed. In a conventional SVPWM, the procedures of phase transformation and choosing PWM patterns are complex. So, it should be implemented with high performance processor like Digital Signal Processor(DSP). In order to reduce a calculation burden, a proposed system adopts FLR. Using a linguistic contro strategy based on expert knowledge, FLR relieves the processor from a heavy computations. In simulations, the proposed system is validated.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2000년도 추계종합학술대회 논문집(2)
• /
• pp.91-94
• /
• 2000

This paper introduces the design of low-power, fast-locking delay locked-loop using complementary pass transistor logic(CPL). Low-power design has become one of the most important in the modem VLSI application. CPL has the advantage of fast speed, high density, and low power with signal buffering between stages. Based on this analysis, we concluded that the I/O performance can be beyond 500㎒, 2-poly, 2-metal 0.65$\mu\textrm{m}$, 3.3V supply.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2003년도 하계종합학술대회 논문집 II
• /
• pp.911-914
• /
• 2003

A logic design training kit with print port emulation function was developed. The input device of the kit was 4$\times$4 key input and 6 FND(DYNAMIC) and LCD were used as out put devices and the output device were also can controlled by PC connectde by print port to the kit. The emulator was coded by Visual Programming C++(MFC)

• IT SoC Magazine
• /
• 통권5호
• /
• pp.30-34
• /
• 2005

전체 반도체 시장이 연평균 10.7% 성장할 것으로 예측되고 있는 중, DRAM과 Flash가 메모리반도체 시장을 주도적으로 끌어나갈 것으로 예상되며 SoC 분야에서는 Digital Signal Processor (DSP), General Purpose Logic, Standard Linear가 시장을 주도적으로 이끌어 나갈 것으로 점쳐진다. 특히 General Purpose Logic은 SoC 전체에서 가장 높은 13.6%의 성장을 기록하면서 전체 반도체 시장에서 차지하는 비중도 5.9%에서 6.9%로 1% 상승하여 빠른 성장을 보이면서 시장 내의 비중이 제고될 것으로 예상된다

• 한국산학기술학회:학술대회논문집
• /
• 한국산학기술학회 2006년도 춘계학술발표논문집
• /
• pp.236-239
• /
• 2006

500MW급 대용량 보일러 통풍계통의 Fan Stall 감시 장치는 Fan 이상 발생시 Fan을 보호하기 위하여 정지시키는 기능을 한다. 그러나 Fan Stall 감시 장치의 빈번한 고장으로 신뢰성이 저하되고 운전에 영향을 미치므로 이것을 DCS Logic으로 구성하여 신뢰성을 향상시켰다.

• 한국철도학회:학술대회논문집
• /
• 한국철도학회 2002년도 추계학술대회 논문집(II)
• /
• pp.995-1000
• /
• 2002

This paper presents general concept of DC switch gear(DCSWGR). Normally, DCSWGR consist of Digital protection unit(DPU), High Speed Circuit Breaker(HSCB), Disconnect Switch (DS), Programmable Logic Control(PLC), Auxiliary Relays and etc. Most of the components has its special characteristics and their interface between each others are various and complex. In this paper every constituent general design are preceded and interface between each component are examined. And also DCSWGR operation logic with logical diagram including interlock signal are introduced.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1998년도 하계학술대회 논문집 G
• /
• pp.2402-2404
• /
• 1998

This paper proposes a translation method that converts ladder diagrams to binary executable codes for PLC (programmable logic controller)s. A PLC based on general purpose DSP(digital signal processor) validates the method. We performed a benchmark on the system that compares the execution time of the interpretation method and ours. Experimenal result shows how fast this method executes programs that consist of codes generated.

• 한국산학기술학회:학술대회논문집
• /
• 한국산학기술학회 2003년도 춘계학술발표논문집
• /
• pp.208-210
• /
• 2003

In spite of the presence of various kind of Integrated Circuits it's not always easy to get the right part. Besides, it is hard to find a vendor fer a small quantity consumers like who develop prototype applications. In this study, we've tried to get the logical signals from the PC based device we've developed that correspondents with the real ICs. It can emulate decoder ICs, multiplexers, demultiplexers and basic logic gates.

• 전자공학회논문지A
• /
• 제33A권10호
• /
• pp.22-27
• /
• 1996

A digital logic demodulator for binary FSK signals is presented. The operation is based on the quadricorrelator which is known as an ideal frequency detector. The demodulator is especially suitable for high-speed application, and it can be easily implemented in integrated circuit. Computer simulation results show that the performance of the receiver with digital demodulator converges to that of analog quadricorrelator receiver as the number of mixing axes is increased and the optimum bandwidth depending on a modulation index is slightly wider than that of analog demodulator.