• 대한전기학회논문지
• /
• 제41권8호
• /
• pp.893-901
• /
• 1992

In this paper, we propose a new resolver-to digital(R/D) conversion method, in which a bang-bang type phase comparator is employed for fast tracking. We eliminate from the R/D conversion loop the low-pass filter which is needed to reject carrier signal and noise. Instead, we employ two prefilters outside the R/D conversion loop that take the role of the low-pass filter. Thereby, we can construct a fast and accurate tracking R/D converter. Some simulation and experimental results as well as mathematical performance analysis are presented to demonstrate the superior tracking performance of our R/D converter over conventional tracking R/D converters.

• 한국정보통신학회논문지
• /
• 제20권6호
• /
• pp.1154-1162
• /
• 2016

본 논문에서는 이진 가중치 전류 기법을 이용한 고속 디지털 LDO(Low Dropout) 레귤레이터를 제안했다. 기존의 디지털 LDO는 일정량의 전류를 한 단계씩 제어하기 때문에 응답하는데 오랜 시간이 걸리며, 링잉 문제가 발생하게 된다. 이중 가중치 전류 기법은 링잉 문제를 제거함으로써 출력전압이 빠르게 안정화되도록 한다. 출력전압이 목표 전압에 안정적으로 도달하면, 디지털 LDO의 동작을 멈추는 프리즈 모드를 추가했다. 제안된 고속 응답 디지털 LDO는 출력 전원 전압이 급격히 바뀌는 시스템에서 응답속도가 느린 DC-DC 변환기와 함께 사용되어 출력전압을 빠르게 변하도록 한다. 제안된 디지털 LDO는 기존의 양방향 시프트 레지스터보다 면적이 56% 감소했고, 리플전압이 87% 감소했다. 제안된 디지털 컨트롤러는 $0.18{\mu}F$ CMOS 공정으로 제작되었다. $1{\mu}F$의 출력 캐패시터에서 정착시간이 $3.1{\mu}F$이고, 리플전압은 6.2mV 였다.

• Journal of Advanced Marine Engineering and Technology
• /
• 제33권6호
• /
• pp.918-924
• /
• 2009

This paper deals with the experimental assessment of the vibration suppression of the smart structures. First, we have presented the paper about the new high-speed active control system that we have developed using the DSP320C6713 microprocessor and a peripheral system composed of a data acquisition system, A/D and D/A converters, piezoelectric (PZT) actuator/sensors, and drivers using PA95. Since fast data processing is very important in the active vibration control of the structures, we utilized the fast processing DSP320C6713 microprocessor as a main processor to the controller and fast peripheral devices for fast control loop. To realize a fast active vibration control, we have analyzed and tested the processing time of the peripheral devices and provided the corresponding test results. Especially, we have focused on achieving the fast signal amplification of the PA95 device since it takes most of loop times of the control system. Finally, we performed numerous experiments of active vibration control of the aluminum plate to validate the superior performance of the developed control system based on previous mode tests of the plate.

• Journal of Electrical Engineering and Technology
• /
• 제6권5호
• /
• pp.658-665
• /
• 2011

In the present paper, a novel fast peak detector for single- or three-phase unsymmetrical voltage sags is proposed. The proposed detector is modified from a single-phase digital phase-locked loop based on a d-q transformation using an all-pass filter (APF). APF generates a virtual phase with $90^{\circ}$ phase delay. However, this virtual phase cannot reflect a sudden change of the grid voltage in the moment of voltage sag, which causes a peak value to be significantly distorted and to settle down slowly. Specifically, the settling time of the peak value is too long when voltage sag occurs around a zero crossing, such as phase $0^{\circ}$ and $180^{\circ}$. This paper describes the operating principle of the APF problem and proposes a modified all-pass filter (MAPF) to mitigate the inherent APF problem. In addition, a new fast peak detector using MAPF is proposed. The proposed detector is able to calculate a peak value within 0.5 ms, even when voltage sag occurs around zero crossing. The proposed fast peak detector is compared with the conventional detector using APF. Results show that the proposed detector has faster detection time in the whole phase range. Furthermore, the proposed fast peak detector can be effectively applied to unsymmetrical three-phase voltage sags. Simulation and experimental results verify the advantages of the proposed detector and MAPF.

• 한국정보보호학회:학술대회논문집
• /
• 한국정보보호학회 2001년도 종합학술발표회논문집
• /
• pp.464-468
• /
• 2001

In this paper, we propose a robust watermarking technique that accepts time scaling, pitch shift, add noise and a lot of lossy compression such as MP3, AAC, WMA. The technique is developed based on digital filtering. Being designed according to critical band of HAS (human auditory system), the digital filters nearly affect audio quality. Furthermore, before implementing digital filtering, wavelet transform decomposes the audio signal into several signals that is composed of specific frequencies. Designed digital filters scan the decomposed signal. The designed digital filter, band-stop filter, distorts and eliminates specific frequencies of audio signals. Watermarking detection can be accomplished by FFT (Fast Fourier Transform). Firstly, segments of audio signal are transformed by FFT. Then, the obtained amplitude spectrum by FFT is summed repeatedly. Finally the watermark detector can find filters used to watermark encoding based on eliminating frequencies. The suggested technique can embed 4bits/s in a robust manner.

• 디지털산업정보학회논문지
• /
• 제4권1호
• /
• pp.41-46
• /
• 2008

With widespread use of the Internet and improvements in streaming media and compression technology, digital music, video, and image can be distributed instantaneously across the Internet to end-users. However, most conventional Digital Right Management are often not secure and fast enough to process the vast amount of data generated by the multimedia applications to meet the real-time constraints. In this paper, we propose the copyright protection using encryption of DCT coefficients and motion vector in MPEG-4 video codec of mobile device. This paper presents a new Digital Rights Management that modifies the Motion Vector of Macroblock for mobile device. Experimental results indicate that the proposed DRM can not only achieve very low cost of the encryption but also enable separable authentication to individual mobile devices such as Portable Multimedia Player and Personal Digital Assistants. The performance of the proposed methods have low complexity and low increase of bit rate in overhead.

• Journal of information and communication convergence engineering
• /
• 제11권4호
• /
• pp.282-287
• /
• 2013

A real-time digital holographic display is the core technology for the next-generation 3DTV. Holographic display requires a considerably large amount of calculation. If generating a large number of digital holograms is intended, the amount of calculation and the time required increase exponentially. This is a significant obstacle in a real-time hologram service. This paper proposes an algorithm that increases the speed of generating a Fresnel hologram by using a recursive addition operation covering the entire coordinate array of a digital hologram. The 3D object designed to calculate the digital hologram uses a depth-map image produced by computer graphics. The proposed algorithm is a technique that performs the computer-generated holography (CGH) operation with only recursive addition of all of the hologram's coordinates by analyzing the regularity between the 3D object and the digital hologram coordinates. The experimental results show that the proposed algorithm increases the operation speed by 70% over the technique using the conventional CGH equation and by more than 30% over the previously proposed recursive technique.

• 정보과학회지
• /
• 제29권12호
• /
• pp.75-82
• /
• 2011

• 무역학회지
• /
• 제46권4호
• /
• pp.39-60
• /
• 2021

Despite the fast growth and rising importance of digital trade, there still exists no multilateral agreement governing digital trade. Significant differences in policy directions regarding key digital trade issues among the U.S., EU and China are the main stumbling blocks for reaching agreement on the multilateral front. To overcome this deficiency in digital trade rules, there has been active movement among mainly countries in the Asia-Pacific region for rule-making on digital trade. Starting with the CPTPP chapter on E-Commerce in 2018, there has been a series of digital trade rules agreed in bilateral or plurilateral formats, such as the USMCA, USJDTA, DEPA, DEA and RCEP. Korea is currently only member of RCEP, which contains an e-commerce chapter with lower levels of commitment as compared to other digital trade agreements. This paper provides a broad analysis of the recently concluded digital trade agreements, comparing the different coverage of rules, levels of commitment, and rules templates. The analysis aims to provide implications for the desirable direction of rule-making on digital trade and Korea's digital trade strategy.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2002년도 ITC-CSCC -2
• /
• pp.995-998
• /
• 2002

In this paper, we present a fast algorithm for hand gesture recognition of a human from an image by using the directivity information of the fingers. To implement a fast recognition system, we applied the morphological shape decomposition. A proposed gesture recognition algorithm has been tested on the 300 ${\times}$ 256 digital images. Our experiments using image acquired image camera have shown that the proposed hand gesture recognition algorithm is effective.