• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 2003.06a
• /
• pp.1186-1190
• /
• 2003

In this paper, a valveless bubble-actuated fluid micropump was has been developed and its performance was tested. The valveless micropump consists of the lower plate, the middle plate, the upper plate and a resistive heater. The lower plate includes the nozzle-diffuser elements and the double-chamber. Nozzle-diffuser elements and a double-chamber are fabricated on the silicon wafer by the DRIE(Deep Reactive Ion Etching) process. The lower plate also has inlet/outlet channels for fluid flow. The middle plate is made of glass and plays the role of the diaphragm. The chamber in the upper plate is filled with deionized water, and which contacts with the resistive heater. The resistive heater is patterned on a silicon substrate by Ti/Pt sputtering. Three plates and the resister heater are laminated by the aligner and bonded in the anodic bonder. Since the bubble is evaporated and condensed periodically in the chamber, the fluid flows from inlet to outlet with respect to the diffusion effect. In order to avoid backflow, the double chamber system is introduced. Analytical and experimental results show the validity of the developed double-chamber micropump.

• Journal of the Korean Society for Precision Engineering
• /
• v.31 no.12
• /
• pp.1171-1176
• /
• 2014

Oil retention experiments were conducted and the performance was characterized for electrochemically etched stainless steels. The 304 stainless steels were electrochemically etched in dilute Aqua Regia to form porous structures. The structures were also hierarchical, which provides very large area for oils to adhere. Also the structures had deep valleys, which act as reservoir and are able to resist against oil-detaching forces. Several commercial oils were dispensed to characterize oil retention properties via rotating disk experiment method. The results showed that the etched surfaces have superior oil retention performance in every conditions. Also the retention enhancement ratio went particularly higher as the environments became more severe. This surface modification technique could be applied to other steel products for pretreatments of various kinds of coatings.

• ETRI Journal
• /
• v.28 no.3
• /
• pp.389-392
• /
• 2006

In this letter, a laterally-driven bistable electromagnetic microrelay is designed, fabricated, and tested. The proposed microrelay consists of a pair of arch-shaped leaf springs, a shuttle, and a contact bar made from silicon, low temperature oxide (LTO), and gold composite materials. Silicon-on-insulator wafers are used for electrical isolation and releasing of the moving microstructures. The high-aspect-ratio microstructures are fabricated using a deep reactive ion etching (DRIE) process. The tandem-typed leaf springs with a silicon/gold composite layer enhance the mechanical performances while reducing the electrical resistance. A permanent magnet is attached at the bottom of the silicon substrate, resulting in the generation of an external magnetic field in the direction vertical to the surface of the silicon substrate. The leaf springs show bistable characteristics. The resistance of the pair of leaf springs was $7.5\;{\Omega}$, and the contact resistance was $7.7\;{\Omega}$. The relay was operated at ${\pm}0.12\;V$.

• Transactions of the Korean Society of Mechanical Engineers A
• /
• v.31 no.6 s.261
• /
• pp.679-685
• /
• 2007

Superhydrophobic surface, with a water contact angle greater than $150^{\circ}$, has a self-cleaning effect termed 'Lotus effect'. This surface is created by the combination of rough surface and the low surface energy. We proposed square pillar and square shapes to control surface roughness. Microstructure arrays are fabricated by DRIE(Deep Reactive Ion Etching) process and followed by PPFC(Plasma Polymerized Fluorocarbon) deposition. On the experimental result, contact angle at square pillar arrays is well matched with Cassie's model and largest contact angle is $173.37^{\circ}$. But contact angle of square pore shape arrays is lower than Cassie's theoretical contact angle about $5{\sim}10%$. Nevertheless, square pore arrays have more rigidity than square pillar arrays.

• Proceedings of the Materials Research Society of Korea Conference
• /
• 2009.05a
• /
• pp.38.2-38.2
• /
• 2009

마이크로노즐은 우주공간에서 인공위성의 자세를 바로잡는 데 필요한 마이크로 로켓에 들어가는 필수적인 부품이다. 마이크로 노즐은 또한 나노입자 적층 시스템(nano-particle deposition system, NPDS)에 들어갈 수 있다. NPDS는 세라믹 또는 금속 나노분말 입자를 노즐을 통해 초음속으로 가속시킨 뒤 상온에서 이를 기판에 적층시키는 새로운 시스템이다. 본 연구의 목표는 NPDS에 쓰이는 노즐을 일반적인 반도체 공정을 이용하여 마이크론 스케일의 목을 갖도록 한 마이크로노즐을 제작하는 데 있다. 보쉬 공정은 이러한 마이크로노즐을 제작하는데 필수적인 공정으로, 유도결합플라즈마를 이용해 실리콘 웨이퍼를 식각시키는 기술을 말한다. 보쉬 공정에 사용되는 플라즈마 기체는 $SF_6$와 $C_4F_8$인데, 이 두 가지 기체를 번갈아가면서 사용하여 실리콘 웨이퍼를 이방성 식각하는 것이 그 특징이다. 보쉬 공정에는 다양한 변수가 존재하며 이를 적절히 통제하면 마이크로노즐에 적합한 프로파일을 실리콘 웨이퍼 내에 형성시킬 수 있다. 본 연구에서는 보쉬 공정을 이용하여 3차원 마이크로 노즐을 제작하였다. 기존에 반응성이온식각(deep reactive ion etching, DRIE) 공정을 통해 마이크로노즐을 제작한 사례가 많이 보고되었지만 이들은 모두 2차원적으로 마이크로노즐을 제작하였다. 2차원적으로 제작한 마이크로노즐은 마이크로 로켓에 주로 사용되었지만, 초음속으로 가속된 분말이 노즐의 형상으로 인한 유체 흐름의 불안정성 때문에 NPDS에서는 오래도록 사용할 수 없다는 문제점이 있다. 그러므로 본 연구에서는 마이크로노즐을 3차원 형상으로 제작함으로써 이러한 문제점을 해결하고자 하였다.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.60 no.2
• /
• pp.362-369
• /
• 2011

In this paper, optimal deep reactive ion etching (DRIE) process conditions for fused quartz were experimentally determined by Taguchi method, and fused quartz-based micro cantilevers were fabricated. In addition, comparative study on Q-factors of fused quartz and silicon micro cantilevers was performed. Using a silicon layer as an etch mask for fused quartz DRIE process, different 9 flow rate conditions of $C_4F_8$, $O_2$ and He gases were tested and the optimum combination of these factors was estimated. Micro cantilevers based on fused quartz were fabricated from this optimal DRIE condition. Through conventional silicon DRIE process, single-crystalline silicon micro cantilevers whose dimensions were similar to those of quartz cantilevers were also fabricated. Mechanical Q-factors were calculated to compare intrinsic damping properties of those two materials. Resonant frequencies and Q-factors were measured for the cantilevers having fixed widths and thicknesses and different lengths. The Q-factors were in a range of 64,000 - 108,000 for fused quartz cantilevers and 31,000 - 35,000 for silicon cantilevers. The experimental results supported that fused quartz had a good intrinsic damping property compared to that of single crystalline silicon.

• Applied Microscopy
• /
• v.50
• /
• pp.17.1-17.9
• /
• 2020

Recent advances in fabrication have enabled radial-junction architectures for cost-effective and high-performance optoelectronic devices. Unlike a planar PN junction, a radial-junction geometry maximizes the optical interaction in the three-dimensional (3D) structures, while effectively extracting the generated carriers via the conformal PN junction. In this paper, we report characterizations of radial PN junctions that consist of p-type Si micropillars created by deep reactive-ion etching (DRIE) and an n-type layer formed by phosphorus gas diffusion. We use electron-beam induced current (EBIC) microscopy to access the 3D junction profile from the sidewall of the pillars. Our EBIC images reveal uniform PN junctions conformally constructed on the 3D pillar array. Based on Monte-Carlo simulations and EBIC modeling, we estimate local carrier separation/collection efficiency that reflects the quality of the PN junction. We find the EBIC efficiency of the pillar array increases with the incident electron beam energy, consistent with the EBIC behaviors observed in a high-quality planar PN junction. The magnitude of the EBIC efficiency of our pillar array is about 70% at 10 kV, slightly lower than that of the planar device (≈ 81%). We suggest that this reduction could be attributed to the unpassivated pillar surface and the unintended recombination centers in the pillar cores introduced during the DRIE processes. Our results support that the depth-dependent EBIC approach is ideally suitable for evaluating PN junctions formed on micro/nanostructured semiconductors with various geometry.

• Journal of the Microelectronics and Packaging Society
• /
• v.14 no.2 s.43
• /
• pp.17-21
• /
• 2007

Dense and periodic arrays of holes and Si nano dots were fabricated on silicon substrate. The nanopatterned holes were approximately $15{\sim}40nm$ wide, 40 nm deep and $40{\sim}80\;nm$ apart. To obtain nano-size patterns, self?assembling diblock copolymer were used to produce layer of hexagonaly ordered parallel cylinders of polymethylmethacrylate (PMMA) in polystyrene(PS) matrix. The PMMA cylinders were degraded and removed with acetic acid rinse to produce a PS. $100\;{\AA}-thick$ Au thin film was deposited by using e-beam evaporator. PS template was removed by lift-off process. Arrays of Au nano dots were transferred by using Fluorine-based reactive ion etching(RE). Au nano dots were removed by sulfuric acid. Si nano dots size and height were $30{\sim}70\;nm$ and $10{\sim}20\;nm$ respectively.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.47 no.11
• /
• pp.1-5
• /
• 2010

We developed a novel micro-electro mechanical systems (MEMS) test socket using silicon on insulator (SOI) substrate with the cantilever array structure. We designed the round shaped cantilevers with the maximum length of $350{\mu}m$, the maximum width of $200{\mu}m$ and the thickness of $10{\mu}m$ for $650{\mu}m$ pitch for 8 mm x 8 mm area and 121 balls square ball grid array (BGA) packages. The MEMS test socket was fabricated by MEMS technology using metal lift off process and deep reactive ion etching (DRIE) silicon etcher and so on. The MEMS test socket has a simple structure, low production cost, fine pitch, high pin count and rapid prototyping. We verified the performances of the MEMS test sockets such as deflection as a function of the applied force, path resistance between the cantilever and the metal pad and the contact resistance. Fabricated cantilever has 1.3 gf (gram force) at $90{\mu}m$ deflection. Total path resistance was less than $17{\Omega}$. The contact resistance was approximately from 0.7 to $0.75{\Omega}$ for all cantilevers. Therefore the test socket is suitable for BGA integrated circuit (IC) packages tests.

• Journal of the Microelectronics and Packaging Society
• /
• v.12 no.2 s.35
• /
• pp.111-119
• /
• 2005

Stack specimen with three dimensional interconnection structure through Cu via of $75{\mu}m$ diameter, $90{\mu}m$ height and $150{\mu}m$ pitch was successfully fabricated using subsequent processes of via hole formation with Deep RIE (reactive ion etching), Cu via filling with pulse-reverse electroplating, Si thinning with CMP, photolithography, metal film sputtering, Cu/Sn bump formation, and flip chip bonding. Contact resistance of Cu/Sn bump and Cu via resistance could be determined ken the slope of the daisy chain resistance vs the number of bump joints of the flip chip specimen containing Cu via. When flip- chip bonded at $270^{\circ}C$ for 2 minutes, the contact resistance of the Cu/Sn bump joints of $100{\times}100{\mu}m$ size was 6.7m$\Omega$ and the Cu via resistance of $75{\mu}m$ diameter, $90{\mu}m$ height was 2.3m$\Omega$.