• International Journal of Precision Engineering and Manufacturing
• /
• v.4 no.1
• /
• pp.9-14
• /
• 2003

In this study we suggest real-time simulator that could describe rent system without ordinary DSP card. This simulator is composed of 80196kc-16bit ordinary microprocessor, which is widely used up to now and personal computer. DSP card that has calculated complex numerical equation is replaced by personal computer and 80196kc generates control signals independently out of the personal computer. In all process personal computer is synchronized with one-board microprocessor (80196kc) within sampling time in the closed loop system. This makes it possible to be described in hydraulic servo system in real time.

• IEMEK Journal of Embedded Systems and Applications
• /
• v.18 no.1
• /
• pp.25-30
• /
• 2023

We propose a method to update DSP (Digital Signal Processor) firmware using USB (Universal Serial Bus) flash drives. The DSP automatically detects USB drives based on an interrupt when the USB drive is inserted into the USB port. The new firmware binary file is found in the mounted USB drive, and the destination address of DSP flash memory is identified for the firmware update writing by investigating the firmware file header. After the new firmware is written to the DSP flash memory, the DSP is reset and rebooted with the newly updated firmware. By employing TI's TMS320F28379D control card with USB ports, we conduct experiments and verify the normal operation of the implemented method.

• Journal of the Korean Society for Precision Engineering
• /
• v.17 no.8
• /
• pp.94-99
• /
• 2000

In this study applied the general controller into th 16bit ordinary controller and recommand the simulator features the real system's propeties without DSP(Digital Signal Processing)-card. This simulator is designed to be synchronized in real time using A/D(Analog-Digital) convert and D/A(Digital-Analong) convert. In this study DSP card which is usually used for complex calculation is replaced with personal computer and designed to control, control-force using with the 16-bit micro processor.

• 제어로봇시스템학회:학술대회논문집
• /
• 2000.10a
• /
• pp.191-191
• /
• 2000

Hydraulic servo system is difficult to be made up and each component is very expensive, it takes long for actual system to make and test and it costs a high price. Because of these characteristics of hydraulic servo system, a real time simulator that could describe behavior of real system is highly demanded, without composing real hydraulic system. So, many studies have been (lone on these subjects and many simulators are developed with superiority. Since the nonlinearity of a hydraulic system common simulator have composed of many calculative times byusing DSP(Digital Signal processing) and have made it possible to find the situations of the system in real time, calculating hydraulic simulation and controller separately. In this study, we suggest real-time simulator that could describe real system without ordinary DSP card. This simulator is composed of 80196kc and personal computer. DSP card that has calculated complex numerical equation is supplanted by personal computer and 80196kc generates control signals independently out of the personal computer. In all process, personal computer is synchronized with one-board microprocessor within sampling time in the closed loop system. This makes it possible to be described in hydraulic servo system in real time. And to make a comparison between the result of the real-time simulator and a hydraulic servo system.

• Proceedings of the KAIS Fall Conference
• /
• 2000.10a
• /
• pp.203-207
• /
• 2000

최근 신호 처리 분야에서 많은 연구가 되고 있는 웨이브렛 변환을 적용하고, DSP(Digital Signal Processor)인 TMS320C31을 사용하여 고속 처리 가능한 하드웨어를 구현하였다. 그리고, 컴퓨터하고 일정한 통신 대역을 유지하고 다른 장치에 영향을 주지 안기 위해서 ISA 버스를 사용하였다. 여기서는 웨이브렛 변환과 푸리에 변환의 차이 및 필터뱅크에 대해서 알아보고, DSP를 이용하여 웨이브렛 변환을 시키는 하드웨어를 구현했다.

• IEMEK Journal of Embedded Systems and Applications
• /
• v.17 no.3
• /
• pp.185-190
• /
• 2022

We propose a high speed data communication method for motor drive systems with fast control cycle in order to collect state variables of motor control without degrading control performance. Ethernet is chosen for communication device, and multi-core DSP architecture is exploited for communication processing load distribution. The communication program including network protocol stack and motor control program are assigned to two separate cores, and data between two cores are exchanged using interrupt-based inter-process communication mechanism, which enables to achieve a high-speed communication performance without degrading the motor control performance. The performance of developed communication method is demonstrated by real experiments using TCP, UDP and Raw Socket protocols in an experimental setup consisting of TI's TMS320F28388D motor control card and MS Windows PC.

• Proceedings of the Acoustical Society of Korea Conference
• /
• spring
• /
• pp.339-342
• /
• 2000

본 논문에서는 DSP와 RISC 마이크로 콘트롤러의 결합으로 구성된 이중 코어 DSP를 이용하여 휴대장치에 적합한 저전력 MPEC-2 계층-III 복호화기의 구조를 제안하고 실시간 시스템을 구현하였다. 제안된 시스템은 디지털 오디오 데이터 처리부와 시스템 제어 정보처리부로 나누어 병렬처리가 가능한 구조이다. 디지털 오디오데이터 처리부에서는 DSP의 강력한 산술연산기능으로 MPEG 복호화 알고리듬을 수행하며 시스템 제어부에서는 마이크로 콘트롤러의 장점인 저가, 저전력의 제어 기능으로 사용자 인터페이스 및 파일 관리, 비트스트림 제어를 담당하도록 구성된다. 입력부에서는 Multi Meadia Card(MMC)를 지원하고, PC와 호환 가능하도록 파일 관리 시스템으로 운용되며 직렬 통신의 데이터 전송과 16비트 해상도 및 최대 48kHz 표본화주파수로 스테레오 출력이 가능하다. 구현된 시스템은 이중 코어를 이용하여 DSP의 연산량 및 동작속도의 감소로 인한 저가, 저전력의 효과로 인해 휴대장치에 적합하다.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.24 no.10A
• /
• pp.1571-1578
• /
• 1999

In this paper, we present the Modulator Channel Card and VLSI chip for the Radio Transceiver Unit (RTU) of direct sequence code division multiple access (DS-CDMA) Wireless Local Loop (WLL) System. The Modulator Channel Card is designed and implemented using ASIC's, FPGA's and DSP's. The ASIC, compliance with Common Air Interface specification proposed by ETRI, has 40K gates which is designed to operate at 32MHz, and is fabricated using $0.6\mu\textrm{m}$ CMOS process. The ASIC carries out for I- or Q- phase data channel signal processing at a time, where each data channel processing consists of channel coding, block interleaving, scrambling, Walsh modulation, Pseudo-Noise (PN) spreading, and baseband filtering. The Modulator Channel Card has been integrated as a part of RTU of WLL system and is confirmed that it meets all functional and performance requirements.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.33 no.12A
• /
• pp.1172-1176
• /
• 2008

In this paper, we describe the implementation and performance of a dual-mode Software Define Radio (SDR) smart antenna base station system. SDR technology enables a communication system to be reconfigured through software downloads to the flexible hardware platform that is implemented using programmable devices such as Digital Signal Processors (DSPs), Field Programmable Gate Arrays (FPGAs), and microprocessors. The presented base station channel card comprises the physical layer (pHY) including the baseband modem as well as the beamforming module. This channel card is designed to support TDD High-Speed Downlink Packet Access (HSDPA) as well as Wireless Broadband Portable Internet (WiBro) utilizing the SDR technology. We first describe the operations and functions required in WiBro and TDD HSDPA. Then, we explain the channel card design procedure and hardware implementation. Finally, we evaluate WiBro and TDD HSDPA performance by simulation and actual channel-card-based processing. Our smart antenna base-station dual-mode channel card shows flexibility and tremendous performance gains in terms of communication capacity and cell coverage.

• IE interfaces
• /
• v.23 no.1
• /
• pp.68-77
• /
• 2010

Digital reactor protection system which consists of many identical modules, is fault- tolerant to provide high safety. The modules themselves including DSP(digital signal processing) card are also fault-tolerant in nature. This paper assesses the safety for being-designed digital reactor protection system of 2-out-of-4 G structure with lockout. Some interesting design alternatives are compared. Fault tree analysis for assessing system safety is performed by Relex software. The selected reactor protection system fully satisfies EPRIURD stipulation of mean failure time of 50 years.