• Journal of Power Electronics
• /
• v.16 no.5
• /
• pp.1928-1938
• /
• 2016

The three-phase four-wire shunt active power filter (APF) is an effective method to solve the harmonic problem in three-phase four-wire power systems. In addition, it has two possible topologies, a four-leg inverter and a three-leg inverter with a split-capacitor. There are some studies investigating DC-link voltage control in three-phase four-wire APFs. However, when compared to the four-leg inverter topology, maintaining the balance between the DC-link upper and lower capacitor voltages becomes a unique problem in the three-leg inverter with a split-capacitor topology, and previous studies seldom pay attention to this fact. In this paper, the influence of the balance between the two DC-link voltages on the compensation performance, and the influence of the voltage balance controller on the compensation performance, are analyzed. To achieve the balance between the two DC-link capacitor voltages, and to avoid the adverse effect the voltage balance controller has on the APF compensation performance, a new DC-link voltage balance control strategy for the three-phase four-wire split-capacitor APF is proposed. Representative simulation and experimental results are presented to verify the analysis and the proposed DC-link voltage balance control strategy.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.48 no.10
• /
• pp.544-554
• /
• 1999

Multi-level inverters are now receiving widespread interest form the industrial drives for high power variable speed applications. Especially, for the high power variable speed applications, a diode clamped multi-level inverter has been widely used. However, it has the inherent problem that the voltage of the link capacitors fluctuates. This paper describes a voltage control scheme effectively to suppress the DC-link potential fluctuation for a diode clamped four-level inverter. The current to flow from/into the each link capacitor is analyzed and the operation limit is obtained when a conventional SVPWM is used. To overcome the operation limit, a modified carrier-based SVPWM is proposed. Various simulation and experiment results are presented to verify the proposed voltage control scheme for DC-link voltage balancing.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.5 no.2
• /
• pp.170-175
• /
• 2000

A new quasi-parallel resonant DC link inverter is proposed for three phase soft switching application. By i inserting only one additional switch, the proposed inverter excludes both voltage stresses and restricted PWM p problems, which are demerits of the conventional resonant inverter. In this paper, the circuit operations are e explained in detail using the operational mode analysis of the proposed inverter and design methods of the r resonant components are suggest('x:l. Lastly, the applicable possibility of the proposed inverter is vel예fied t through the experimental results.

• Journal of Electrical Engineering and Technology
• /
• v.13 no.6
• /
• pp.2335-2343
• /
• 2018

This paper proposes an optimal damping control algorithm of the DTI (Direct Two-level Inverter) to miniaturize and reduce the weight of auxiliary power supply for railway vehicles. The conventional auxiliary power supply for railway vehicles uses a DC-DC converter to maintain the inverter input power from the line voltage smoothly. The proposed topology does not use a DC-DC converter for reducing of manufacturing and maintenance costs. It also proposes a DTI topology removed damping resistors that generate ground signal noise in a certain period. At this time, a resonance phenomenon of DC-link voltage occurs due to variation of the inductive load, and a method of controlling the resonance phenomenon of DC-link voltage is required. In order to suppress the resonance phenomenon of the DC-link voltage, at a point before resonance occurs, this paper introduces an algorithm to suppress the resonance phenomenon of DC-link voltage by compensating the resonance component of the q axis voltage of the synchronous reference frame. The proposed algorithm verifies the effect through simulation and experiment.

• Proceedings of the KIEE Conference
• /
• 1990.07a
• /
• pp.324-327
• /
• 1990

In this paper describes the feasibility study on a single-phase / three-phase voltage-fed inverter using 1GBTs, incorporating voltage-mode quasi-resonant DC Link and the instantaneous Sinusoidal Current tracking adaptive control implementation under zero voltage switching resfriction. The simulation and experimental results are shown here and discussed for single-phase voltage-fed and three-phase voltage-fed inverter in order to verify the new operating principle of the Inverter topology proposed here.

• Journal of Power Electronics
• /
• v.16 no.4
• /
• pp.1504-1512
• /
• 2016

This paper presents a new single-phase asymmetrical cascaded multilevel DC-link inverter. The proposed inverter comprises two stages. The main stage of the inverter consists of multiple similar cells, each of which is a half-bridge inverter consisting of two switches and a single DC source. All cells are connected in a cascaded manner with a fixed neutral point. The DC source values are not made equal to increase the performance of the inverter. The second circuit is a folded cascaded H-bridge circuit operating at a line frequency. One of the main advantages of this proposed topology is that it is a modular type and can thus be extended to high stages without changing the configuration of the main stage circuit. Two control schemes, namely, low switching with selective harmonic elimination and sinusoidal pulse width modulation, are employed to validate the proposed topology. The detailed approach of each control scheme and switching pulses are discussed in detail. A 150W prototype of the proposed system is implemented in the laboratory to verify the validity of the proposed topology.

• Journal of Power Electronics
• /
• v.11 no.1
• /
• pp.10-15
• /
• 2011

In this paper, a new soft switching three phase inverter with a quasi-resonant dc-link is presented. The proposed inverter has a dc-link switch and an auxiliary switch. The inverter switches are turned on and off under zero voltage switching condition and all auxiliary circuit switches and diodes are also soft switched. The control utilizes PWM and the auxiliary switch does not require an isolated gate drive circuit. In this paper, the operation analysis and design considerations of the proposed soft switching inverter are discussed. The presented experimental results of a realized prototype confirm the theoretical analysis.

• Proceedings of the KIPE Conference
• /
• 2000.07a
• /
• pp.325-329
• /
• 2000

An effective Carrier-Based PWM scheme that enables the instantaneous quality of each branch point voltage of a diode clamped 4-level inverter to be reduced at a low modulation index is described. This scheme presents a computed zero sequence voltage of PWM by the feedback of both DC-link voltages and load currents. The proposed PWM scheme enables to increase the controllable region of DC-link voltage and makes it possible to operate with small DC-link capacitors. The validity of the proposed PWM scheme is verified by simulation results.

• Journal of Power Electronics
• /
• v.14 no.2
• /
• pp.292-301
• /
• 2014

This paper presents a new configuration for a three-phase multilevel voltage source inverter. The main bridge is built from a classical three-phase two-level inverter and three bidirectional switches. A variable DC-link employing two unequal DC voltage supplies and four switches is connected to the main circuit in such a way that the proposed inverter produces four levels in the output voltage waveform. In order to obtain the desired switching gate signals, the fundamental frequency staircase modulation technique is successfully implemented. Furthermore, the proposed structure is extended and compared with other types of multilevel inverter topologies. The comparison shows that the proposed inverter requires a smaller number of power components. For a given number of voltage steps N, the proposed inverter requires N/2 DC voltage supplies and N+12 switches connected with N+7 gate driver circuits, while diode clamped or flying capacitor inverters require N-1 DC voltage supplies and 6(N-1) switches connected with 6(N-1) gate driver circuits. A prototype of the introduced configuration has been manufactured and the obtained simulation and experimental results ensure the feasibility of the proposed topology and the validity of the implemented modulation technique.

• The Transactions of the Korean Institute of Electrical Engineers
• /
• v.40 no.5
• /
• pp.479-488
• /
• 1991

A novel three-phase quasi-resonant dc link inverter (QRI)with a switch connected between dc voltage source and resonant inductor is proposed. According to the state of switching and load current, the operating mode of the proposed inverter scheme is classified into free-wheeling, inverting, and rectifying mode. By examining the behavior of the circuit in each operating mode, an equivalent circuit which represents all the modes in a unified manner is derived. The operating principle of QRI at inverting mode is analyzed, and it is shown that the maximum voltage of resonant dc link is confined to twice the dc source voltage and that both the zero voltage switching of inverter and the zero current switching of inserted switch are guaranteed. An appropriate current control algorithm is suggested, and the opeating characteristics of proposed resonant inverter are verified through both simulation and experiment.