# Design and Implementation of a New Multilevel DC-Link Three-phase Inverter 

Ammar Masaoud* ${ }^{*}$, Hew Wooi Ping ${ }^{* *}$, Saad Mekhilef ${ }^{\dagger}$, Ayoub Taallah ${ }^{* * *}$, and Hamza Belkamel ${ }^{* * *}$<br>*Department of Electrical Eng., University of Malaya, Kuala Lumpur, Malaysia<br>**UM Power Energy Dedicated Advanced Center (UMPEDAC), University of Malaya, Kuala Lumpur, Malaysia<br>${ }^{\dagger+* *}$ Power Electronics and Renewable Energy Research Lab. (PEARL), University of Malaya, Kuala Lumpur, Malaysia


#### Abstract

This paper presents a new configuration for a three-phase multilevel voltage source inverter. The main bridge is built from a classical three-phase two-level inverter and three bidirectional switches. A variable DC-link employing two unequal DC voltage supplies and four switches is connected to the main circuit in such a way that the proposed inverter produces four levels in the output voltage waveform. In order to obtain the desired switching gate signals, the fundamental frequency staircase modulation technique is successfully implemented. Furthermore, the proposed structure is extended and compared with other types of multilevel inverter topologies. The comparison shows that the proposed inverter requires a smaller number of power components. For a given number of voltage steps $N$, the proposed inverter requires $N / 2 \mathrm{DC}$ voltage supplies and $N+12$ switches connected with $N+7$ gate driver circuits, while diode clamped or flying capacitor inverters require $N-1 \mathrm{DC}$ voltage supplies and $6(N-1)$ switches connected with $6(N-1)$ gate driver circuits. A prototype of the introduced configuration has been manufactured and the obtained simulation and experimental results ensure the feasibility of the proposed topology and the validity of the implemented modulation technique.


Key words: Fundamental frequency staircase modulation, Multilevel DC-link, Multilevel inverter, Unequal DC voltage supplies

## I. INTRODUCTION

Due to their significant role in improving power quality, various multilevel inverter topologies and a wide variety of modulation and control strategies have been suggested in the recent literature [1]-[3]. Lower voltage distortion, lower common mode voltages and reduced $\mathrm{dv} / \mathrm{dt}$ are the main advantages of multilevel inverters. Multilevel technology started with the three-level converter followed by numerous multilevel converter topologies. Diode-clamped or neutral-point clamped (NPC), flying capacitor (FC) and cascaded H -bridge (CHB) converters were introduced to take the place of classical two-level inverters [4]-[6]. In addition to

[^0]these three basic topologies, other multilevel inverter configurations have been reported in [7]-[9]. Symmetrical and asymmetrical cascaded multilevel inverters and hybrid multistage topologies have become some of the most popular research areas. When compared with symmetrical topologies, the asymmetrical cascaded topologies which use unequal DC voltage supplies offer a good opportunity to increase the number of levels with reduced THD $\%$, switching losses, cost and size. Hybrid multistage converters consist of different multilevel configurations with unequal DC voltage supplies [10]-[17]. Furthermore, for some applications such as photovoltaic power systems and adjustable speed drives where the current is flowing in both directions, bidirectional switches are preferred. Different ways of constructing these types of switches are presented and employed in single-phase and three-phase converters [18]-[22]. Bidirectional switches play an integral role in multilevel converters since they help in reducing the number of switches and capacitors and achieving the maximum output voltage steps with a minimum standing voltage on the switches. The high numbers of required switches, clamping diodes, clamping capacitors and gate driver circuits
as well as the deviating voltage at the neutral-point remain distracting features in NPC and FC multilevel inverters. As a result of increasing the number of voltage steps $N$, the number of utilized DC voltage supplies increases to $N-1$ and the required number of switches increases to $6(N-1)$ connected with a similar number of gate driver circuits in these inverters. In this paper, a new type of multilevel inverter based on a combination of the conventional two-level bridge and three bidirectional switches is suggested. A variable DC-link using two unequal DC voltage supplies and four switches is arranged to feed the main inverter bridge. When compared with NPC and FC inverters, the proposed inverter can considerably reduce the required number of DC voltage supplies to $N / 2$ and the required number of switches to $N+12$ connected with $N+7$ gate driver circuits. This paper is organized as follows: the proposed inverter power circuit with its operation principle is presented in section II. In section III, different methods for determining the magnitudes of the utilized DC voltage supplies in the extended structure are suggested. The experimental results are verified and comprehensively discussed in section IV. Finally, some conclusion are given in section V.

## II. PROPOSED TOPOLOGY AND OPERATION PRINCIPLE

Fig. 1 shows the configuration of the proposed three-phase four-level multilevel inverter. The proposed topology is made of two circuits. The main circuit is a combination of a conventional three-phase two-level bridge (Q1, Q2, Q3, Q4, Q5, Q6) and three bidirectional switches ( $\mathrm{S} 1, \mathrm{~S} 2, \mathrm{Da} 1, \mathrm{Da} 2$ ), (S3, S4, Db1, Db2), (S5, S6, Dc1, Dc2). Each bidirectional switch consists of two IGBT switching devices and two diodes. The function of these switches is to block high voltage levels and to conduct the load current in both directions. A multilevel DC-link makes use of two unequal DC voltage supplies $($ Vmain $=3 V d c, V a u x=V d c)$ and four switches (T1, T2, T3, T4) are connected to the + , - and mid-point (o) bridge terminals. The voltage rating of the conventional bridge switches is $3 V d c$, while the voltage rating of the bidirectional switches is $2 V d c$. T 1 and T 2 have a voltage rating of $2 V d c$, while T 3 and T 4 have a voltage rating of $V d c$.

The inverter line to ground voltage Vag and the conducting devices for all of the possible current directions are listed in Tables I and II, respectively. It is well known that the inverter line to ground voltages $V a g, V b g$ and $V c g$ are given by:

$$
\left[\begin{array}{l}
V a g  \tag{1}\\
V b g \\
V c g
\end{array}\right]=\frac{3 V d c}{N-1} *\left[\begin{array}{l}
S a \\
S b \\
S c
\end{array}\right]
$$

And the inverter line to neutral (phase) voltages are related to line to the ground voltages by:


Fig. 1. Circuit diagram of the proposed three-phase four-level inverter.

TABLE I
Switching State $S A$ and Inverter Line to Ground Voltage VAG

| $S a$ | Q 1 | S 1 | S 2 | Q 2 | T 1 | T 2 | T 3 | T 4 | $V a g$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | on | off | off | off | on | on | off | off | $+3 V d c$ |
| 2 | off | on | on | off | on | on | off | off | $+2 V d c$ |
| 1 | off | on | on | off | off | off | on | on | $+V d c$ |
| 0 | off | off | off | on | off | off | on | on | 0 |

TABLE II
Current Directions and Conducting Devices (Leg a)

| Current | Conducting devices | $V a g$ |
| :---: | :---: | :---: |
| Ia $>0$ | Q 1 | $+3 V d c$ |
|  | $\mathrm{~T} 1, \mathrm{Dz} 2, \mathrm{~S} 2, \mathrm{Da} 2$ | $+2 V d c$ |
|  | $\mathrm{Dz} 4, \mathrm{~T} 3, \mathrm{~S} 2, \mathrm{Da} 2$ | $+V d c$ |
|  | $\mathrm{D} 2, \mathrm{Da} 2$ | 0 |
| Ia $<0$ | $\mathrm{D} 1, \mathrm{Da} 1$ | $+3 V d c$ |
|  | $\mathrm{Dz} 1, \mathrm{~T} 2, \mathrm{~S} 1, \mathrm{Da} 1$ | $+2 V d c$ |
|  | $\mathrm{~T} 4, \mathrm{DZ3}, \mathrm{~S} 1, \mathrm{Da} 1$ | $+V d c$ |
|  | Q 2 | 0 |

$$
\left[\begin{array}{l}
V a N  \tag{2}\\
V b N \\
V c N
\end{array}\right]=\frac{1}{3} *\left[\begin{array}{ccc}
2 & -1 & -1 \\
-1 & 2 & -1 \\
-1 & -1 & 2
\end{array}\right] *\left[\begin{array}{l}
V a g \\
V b g \\
V c g
\end{array}\right]
$$

Where: $N=4$ is the number of voltage levels and $S a, S b$ and $S c$ are the switching states of phases $\mathrm{a}, \mathrm{b}$ and c , respectively.

With the inverter switching states defined and the inverter line to neutral voltages determined, the next step is to arrange the switching sequence. The switching sequence and the corresponding inverter line to neutral voltages based on a three-phase balanced system are illustrated in Table III. It is

TABLE III
Switching States Sequence and Truth Table of the Proposed Inverter within One Cycle

| $S a S b S c$ | Q1 | S1 <br> S2 | Q2 | Q3 | S3 <br> S4 | Q4 | Q5 | S5 <br> S6 | Q6 | T1 | T2 | T3 | T4 | $V a N$ | $V b N$ | $V c N$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 300 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | $6 V d c / 3$ | $-3 V d c / 3$ | $-3 V d c / 3$ |
| 310 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | $5 V d c / 3$ | $-V d c / 3$ | $-4 V d c / 3$ |
| 320 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | $4 V d c / 3$ | $V d c / 3$ | $-5 V d c / 3$ |
| 330 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | $3 V d c / 3$ | $3 V d c / 3$ | $-6 V d c / 3$ |
| 230 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | $V d c / 3$ | $4 V d c / 3$ | $-5 V d c / 3$ |
| 130 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | $-V d c / 3$ | $5 V d c / 3$ | $-4 V d c / 3$ |
| 030 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | $-3 V d c / 3$ | $6 V d c / 3$ | $-3 V d c / 3$ |
| 031 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | $-4 V d c / 3$ | $5 V d c / 3$ | $-V d c / 3$ |
| 032 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | $-5 V d c / 3$ | $4 V d c / 3$ | $V d c / 3$ |
| 033 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | $-6 V d c / 3$ | $3 V d c / 3$ | $3 V d c / 3$ |
| 023 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | $-5 V d c / 3$ | $V d c / 3$ | $4 V d c / 3$ |
| 013 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | $-4 V d c / 3$ | $-V d c / 3$ | $5 V d c / 3$ |
| 003 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | $-3 V d c / 3$ | $-3 V d c / 3$ | $6 V d c / 3$ |
| 103 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | $-V d c / 3$ | $-4 V d c / 3$ | $5 V d c / 3$ |
| 203 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | $V d c / 3$ | $-5 V d c / 3$ | $4 V d c / 3$ |
| 303 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | $3 V d c / 3$ | $-6 V d c / 3$ | $3 V d c / 3$ |
| 302 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | $4 V d c / 3$ | $-5 V d c / 3$ | $V d c / 3$ |
| 301 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | $5 V d c / 3$ | $-4 V d c / 3$ | $-V d c / 3$ |

worth noticing that, the proposed inverter operates in eighteen different modes within a full cycle of $V a N, V b N$ and $V c N$. Among these eighteen modes, the three bidirectional switches only operate in twelve. Each of these bidirectional switches operates in four modes but their operating modes are totally different from each other. When the multilevel DC-link switches T1 and T2 are turned on, the other switches T3 and T4 operate in a complementary manner. As a result, they are turned off. Therefore, two different voltage levels $V d c$ and $2 V d c$ are obtained at the mid-point with respect to the ground. Moreover, since some IGBT switching devices (for instance: S1 and S2 in leg a) always receive the same switching gate signals, the suggested configuration significantly contributes to a reduction in both the number of gate driver circuits and the system complexity. The inverter line to line voltages based on the line to neutral voltages are calculated as:

$$
\left[\begin{array}{l}
V a b  \tag{3}\\
V b c \\
V c a
\end{array}\right]=\left[\begin{array}{l}
V a N-V b N \\
V b N-V c N \\
V c N-V a N
\end{array}\right]
$$

Typical inverter staircase waveforms of seven consecutive line to line voltage levels $(+3 V d c,+2 V d c,+V d c, 0,-V d c,-2 V d c$, $-3 V d c)$ and their corresponding switching gate signals are shown in Fig. 2(a). Fig. 2(b) depicts a set of simulated waveforms for the proposed inverter where: $V x N$ is the inverter line to neutral voltage, Vxo is the voltage at phase $x$ with respect to the mid-point (o), $\operatorname{Vog}$ is the voltage at the mid-point with respect to the ground and $V x g$ is the inverter line to ground voltage. $x$ represents the corresponding phase ( $\mathrm{a}, \mathrm{b}$ or c ).

The fundamental frequency staircase modulation technique can be easily implemented for the proposed inverter. In order to generate the appropriate switching gate signals, a simple method based on determining the switching states $S a, S b$ and $S c$ is used. According to Equation (1), there is a direct relationship between the inverter line to ground voltages and $S a, S b$ and $S c$. Therefore, the basic idea of the proposed method is to determine the switching state for each phase, which is based on the instantaneous inverter line to ground voltages. It is well known that, the reference line to ground voltages may be expressed as:

$$
\left[\begin{array}{l}
V a g_{-} r e f  \tag{4}\\
V b g_{-} r e f \\
V c g_{-} r e f
\end{array}\right]=\frac{M a * 3 V d c}{2} *\left[\begin{array}{c}
\cos (w t) \\
\cos \left(w t-\frac{2 \pi}{3}\right) \\
\cos \left(w t+\frac{2 \pi}{3}\right)
\end{array}\right]+\frac{3 V d c}{2}\left[\begin{array}{l}
1 \\
1 \\
1
\end{array}\right](
$$

Where: $M a$ is the modulation index and (wt) is the electrical angle. Or:

$$
\left[\begin{array}{l}
V a g_{-} r e f \\
V b g_{-} r e f \\
V c g_{-} r e f
\end{array}\right]=\frac{M a * 3 V d c}{2} *\left[\begin{array}{c}
\cos (w t) \\
\cos \left(w t-\frac{2 \pi}{3}\right) \\
\cos \left(w t+\frac{2 \pi}{3}\right)
\end{array}\right]+\frac{3 V d c}{2} *\left[1-\frac{M a}{6} \cos (3 w t)\right] *\left[\begin{array}{l}
1 \\
1 \\
1
\end{array}\right](5)
$$

According to Equation (5), it can be seen that the third harmonic component is added to the reference line to ground voltages. This addition may maximize the output voltage. The switching state for each phase is then determined by:


Fig. 2. (a) Switching gate signals and the inverter line to line voltages $V a b, V b c$ and $V c a$, (b) $V x N, V x o, V o g$ and $V x g$.


Fig. 3. $S a, S b$ and $S c$ determination.

$$
\left[\begin{array}{l}
S a  \tag{6}\\
S b \\
S c
\end{array}\right]=\operatorname{int} \operatorname{eger}\left(\frac{N-1}{3 V d c} *\left[\begin{array}{l}
V a g \_r e f \\
V b g_{\_} r e f \\
V c g \_r e f
\end{array}\right]\right)
$$

The inverter switching states and the switching sequence based on the proposed method are shown in Fig. 3. It is clearly shown that, the switching sequence is arranged with eighteen different modes leading the proposed inverter to achieve the required output voltage waveforms as designed in Table III.

The operation of the proposed inverter can be represented using a space vector diagram, where the magnitude and the location of each voltage vector are determined based on the magnitude of the $d$ and $q$ voltage components. For given


Fig. 4. Switching state vectors of the proposed inverter in $d-q$ reference frame.
switching states, $V d$ and $V q$ are basically given as:

$$
\begin{gather*}
V q=\frac{3 V d c}{3(N-1)}(2 S a-S b-S c)  \tag{7}\\
V d=\frac{3 V d c}{\sqrt{3}(N-1)}(S c-S b)  \tag{8}\\
V=V q-j V d \tag{9}
\end{gather*}
$$

The space vector trajectory of the proposed inverter is shown in Fig. 4.

## III. Extended Structure

The extended structure of the proposed inverter is shown in Fig. 5. It consists of two circuits: the main bridge and multilevel DC-link. The main bridge is built similar to the one discussed and shown in Fig.1, while the multilevel DC-link circuit is extended by adding $(n)$ auxiliary DC voltage supplies and $(2 n+2)$ switches. This arrangement leads the proposed inverter to operate at higher power rates and more output voltage levels. Based on the desired number of voltage levels, three different methods can be followed to determine the magnitudes of the utilized DC voltage supplies.

1) First method:

The magnitudes of the auxiliary DC voltage supplies used in the multilevel DC-link circuit are determined as follows:

$$
\begin{align*}
V d c 1 & =V d c  \tag{10}\\
V d c 2 & =2 V d c  \tag{11}\\
V d c n & =n V d c . \tag{12}
\end{align*}
$$

The magnitude of the main DC voltage supply is then adjusted at:

$$
\begin{equation*}
\text { Vmain }=(N-1) V d c=(2 n+1) V d c \tag{13}
\end{equation*}
$$

With the staircase modulation technique, the number of operating modes that leads the proposed inverter to achieve the desired output voltages is given by:

TABLE IV
DC voltage supplies requirement among the proposed METHODS

| $n$ | $N$ | $M$ | $V m a i n$ | $1^{\text {st }}$ Method <br> $V d c 1$, <br> $V d c 2, . . V d c n$ | $2^{\text {nd }}$ Method <br> $V d c 1$, <br> $V d c 2, . . V d c n$ | $3^{\text {rd }}$ Method <br> $V d c 1$, <br> $V d c 2, . . V d c n$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 4 | 18 | $3 V d c$ | $V d c$ | $V d c$ | $2 V d c$ |
| 2 | 6 | 30 | $5 V d c$ | $V d c, 2 V d c$ | $V d c, 3 V d c$ | $2 V d c, 4 V d c$ |
| 3 | 8 | 42 | $7 V d c$ | $V d c, 2 V d c$, <br> $3 V d c$ | $V d c, 3 V d c$, <br> $5 V d c$ | $2 V d c, 4 V d c$, <br> $6 V d c$ |
| 4 | 10 | 54 | $9 V d c$ | $V d c, 2 V d c$, <br> $3 V d c, 4 V d$ | $V d c, 3 V d c$, <br> $5 V d c, 7 V d c$ | $2 V d c, 4 V d c$, |
| $6 V d c, 8 V d c$ |  |  |  |  |  |  |



Fig. 5. Circuit diagram of the proposed three-phase $N$-level multilevel inverter (first method).

$$
\begin{equation*}
M=6(N-1) \tag{14}
\end{equation*}
$$

2) Second method:

$$
\begin{gather*}
V d c 1=V d c  \tag{15}\\
V d c 2=V d c+2 V d c  \tag{16}\\
V d c n=V d c+2(n-1) V d c  \tag{17}\\
\text { Vmain }=(N-1) V d c=(2 n+1) V d c  \tag{18}\\
M=6(N-1) \tag{19}
\end{gather*}
$$

3) Third method:

$$
\begin{equation*}
V d c 1=2 V d c \tag{20}
\end{equation*}
$$

$V d c 2=2 V d c+2 V d c$

$$
\begin{equation*}
V d c n=2 V d c+2(n-1) V d c \tag{21}
\end{equation*}
$$

$$
\begin{gather*}
\text { Vmain }=(N-1) V d c=(2 n+1) V d c  \tag{23}\\
M=6(N-1)
\end{gather*}
$$

It can be seen that the maximum number of voltage levels $N$ is equal to the total number of switches used in the multilevel DC-link circuit as:

$$
\begin{equation*}
N=2 n+2 \tag{25}
\end{equation*}
$$

Table IV compares the DC voltage supplies requirements among the proposed methods at the same number of output voltage levels.

TABLE V
Simulation Study Parameters

| Nominal Frequency | R-L Load | $V d c$ |
| :---: | :---: | :---: |
| 50 Hz | $23 \mathrm{Ohm}-3 \mathrm{mH}$ |  |
|  | $30 V$ |  |

TABLE VI
Comparison of the Proposed N-Level Inverter with the Existing Inverters

| Converter type | NPC | FC | CHB | Proposed |
| :---: | :---: | :---: | :---: | :---: |
| No. Switches | $6(N-1)$ | $6(N-1)$ | $6(N-1)$ | $N+12$ |
| No. Diodes | $6(N-1)$ | $6(N-1)$ | $6(N-1)$ | $N+12$ |
| No. Clamping diodes | $6(N-2)$ | 0 | 0 | 0 |
| No. Gate drivers | $6(N-1)$ | $6(N-1)$ | $6(N-1)$ | $N+7$ |
| No. DC supplies | $N-1$ | $N-1$ | $3(N-1) / 2$ | $N / 2$ |
| No. Balancing <br> capacitors | 0 | $3(N-2)$ | 0 | 0 |
| No. Control signals | $6(N-1)$ | $6(N-1)$ | $6(N-1)$ | $N+7$ |

Based on Table IV above, it is can be seen that:

1) For all of the methods, the required number of DC voltage supplies is the same, resulting in the same number of voltage levels.
2) For all of the methods, the magnitudes of Vmain are same.
3) Among these possible methods, the method with lowest DC voltage magnitudes (the first method) is preferred. For the purpose of verifying the validity of the proposed structure, a prototype for $(n=2,3$ and 4) is simulated. MATLAB software has been used for the simulation. The system parameters in the simulation are listed in Table V. The simulation results of six-level, eight-level and ten-level inverter line to line voltage waveforms based on the proposed structure and their corresponding switching gate signals are shown in Figs. 6(a), (b) and (c), respectively. Moreover, the voltage waveforms of $V x N, V x o, \operatorname{Vog}$ and $\operatorname{Vxg}(x: \mathrm{a}, \mathrm{b}$ or c$)$ for $(n=2,3$ and 4) are also shown in Figs. 6(d), (e) and (f), respectively.
It is clear that the proposed three-phase $N$-level inverter significantly reduces the required number of power components. For the same number of output voltage levels $N$ $\in[4,6,8, \ldots(2 n+2)]$, Table VI and Fig. 7 summarize the required number of DC voltage supplies, switches, gate driver circuits, diodes, clamping diodes, and balancing capacitors for the proposed $N$-level inverter when compared with three existing inverter topologies NPC, FC and CHB. From Fig. 7, it can be seen that nearly half of the power components can be eliminated as $N$ increases. For instance: for $N=8$, seven voltage DC supplies, forty two switches and forty two gate

(a)

(b)

(c)

(d)

(e)

(f)

Fig. 6. Switching gate signals and inverter line to line voltage waveforms for (a) $(n=2, N=6)$, (b) $(n=3, N=8)$ and (c) $(n=4$, $N=10$ ). Simulated waveforms of $V x N, V x o, V o g$ and $V x g$ for (d) ( $n=2, N=6$ ), (e) $(n=3, N=8)$ and (f) $(n=4, N=10)$.


Fig. 7. Comparison of required number of power component (switches, diodes, gate drivers and DC supplies) among existing inverters and the proposed topology.
driver circuits are required for the existing inverters. However, only four voltage DC supplies, twenty switches and fifteen gate driver circuits are required for the proposed inverter structure.
In the three-phase topology recently introduced in [5], three multilevel DC-links were utilized to come up with eleven voltage levels. In order to reach this level count in three-phases, fifteen equal DC voltage supplies along with forty two switches are required. As $N$ increases the required numbers of


Fig. 8. Comparison of required number of (a) switches and (b) DC voltage supplies among the introduced inverters in [5] and [10] and the proposed topology.

DC voltage supplies and switches increase to $3(N-1) / 2$ and $3(N+3)$, respectively. A new multilevel inverter topologies based on [5] were introduced in [10]. Different methods to determine the magnitudes of the DC voltage supplies were also suggested. More voltage levels with a smaller number of power components were obtained. For three-phase applications the mentioned power circuits need to be duplicated thrice. As a result, ( $6 \log 2[2(N+1)]$ or $3(N+9) / 2)$ switches with the same number of gate driver circuits and $(3[\log 2(N+1)-1]$ or $3(N+1) / 4)$ DC voltage supplies are required for such inverter topologies. When compared to the topologies introduced in [5] and [10], a substantial increment in the proposed inverter output voltage levels with a reduction in power electronics components is clearly shown in Figs. 8(a) and (b).

Since the cost and realization of an $N$-level multilevel inverter depend on the rated power, the voltage and current ratings of the power components are taken into consideration. In the suggested multilevel inverter topology, all of the power components have an equal current rating which is the rated current of the load $I L$. However, different voltage ratings based on the inverter structure, the utilized DC voltage supplies and the voltage stress are required as listed in Table VII.

TABLE VII
The proposed Topology Rating Requirements per Level $N$

| Proposed <br> inverter | Main <br> bridge <br> $\mathrm{Q} 1 \sim \mathrm{Q} 6$ | Main <br> bridge <br> $\mathrm{S} 1 \sim \mathrm{~S} 6$ | DC-link <br> $\mathrm{T} 11 \sim \mathrm{~T}(\mathrm{n}+1) 2$ <br> $1^{\text {st }}$ method |
| :---: | :---: | :---: | :---: |
| Switches <br> voltage rating | $(N-1) V d c$ | $(N-2) V d c$ | $\mathrm{n} V d c$ |
| Active component <br> current | $I L$ | $I L$ | $I L$ |

TABLE VIII
nPC, FC, CHB and [5] Rating Requirements per Level $N$

| Converter type | NPC | FC | CHB | Proposed [5] |
| :---: | :---: | :---: | :---: | :---: |
| switches voltage rating | $V d c$ | $V d c$ | $V d c$ | $V d c \sim(N-1) V d c$ |
| Clamping diodes voltage <br> rating | $V d c$ | 0 | 0 | 0 |
| Clamping capacitor <br> voltage rating | 0 | $V d c$ | 0 | 0 |
| Active component <br> current | $I L$ | $I L$ | $I L$ | $I L$ |

The power components' ratings for $N$-level NPC, FC, CHB inverters and the one proposed in [5] are listed in Table VIII. It can be seen that the introduced structure employs switching devices with high voltage ratings. This increases the cost of the components. Since the structure is introduced with a reduced number of switches, gate driver circuits and diodes, and no clamping capacitors or diodes are involved, the power components expenses are considerably recovered.

## IV. EXPERIMENTAL RESULTS

In order to verify the feasibility of the proposed topology, a prototype was manufactured. A Digital Signal Processor DSP was used to generate the appropriate switching gate signals. The multilevel DC-link was made of two DC voltage supplies $V d c=30 V$ and Vmain $=3 V d c=90 \mathrm{~V}$. A three-phase series resistive-inductive load ( $20 \mathrm{Ohm}-3 \mathrm{mH} /$ Phase) in a star connection was used. The fundamental frequency $f=50 \mathrm{~Hz}$ staircase modulation technique was employed. The prototype of the proposed inverter, shown in Fig. 9, includes the following: two isolated DC voltage supplies with four switches, a main bridge, gate driver circuits, a three-phase resistive-inductive load, a TMS320F28335 DSP controller and a personal computer. Fig. 10 shows a control block diagram of the inverter power circuit where Matlab/Simulink software is used to develop the inverter control algorithm using simulation and code generation. The output of the DSP controller is the IGBTs switching gate signals.


Fig. 9. Prototype of the proposed three-phase four-level multilevel inverter.


Fig. 10. The control block diagram of the proposed inverter.
The experimental results of the four-level inverter based on the proposed configuration are shown in Fig. 11, where the inverter line to ground voltage waveforms at $M a=1.15$ are shown in Fig. 11(a). It is clearly shown that the controller manages to generate appropriate switching gate signals that lead the inverter to output the desired voltage with four voltage levels. Figs. 11(b) and (c) depict the output voltage waveforms of the seven steps line to line and the output voltage waveforms of the ten steps line to neutral, respectively. The voltages at terminals $\mathrm{a}, \mathrm{b}$ and c with respect to the mid-point are also obtained as shown in Fig. 11(d). Based on the shapes of Vag and Vog, Vog takes two different voltage values and repeats itself three times within a full cycle of Vag as shown in Fig. 11(e). Fig. 11(f) shows the experimental waveforms of the load current and line to neutral voltage of phase a. Furthermore, the total harmonic distortion $\mathrm{THD} \%$ and frequency spectrum of the unfiltered line to line voltage are shown in Fig. 12. The graph contains the fundamental component and fourteen harmonic components. Due to the symmetry attained in the inverter output line to line voltage, all of the even harmonic components are nearly eliminated. Moreover, the triplen harmonic such as the 3 rd , 9 th and 15 th are also eliminated.


Fig. 11. Four-level inverter (a) line to ground voltages, (b) line to line voltages, (c) line to neutral voltages, (d) line to mid-point voltages, (e) line to ground Vag and mid-point to ground Vog voltages and (f) load current $I a$ and line to neutral voltage VaN .

Lower harmonic components lead to a lower THD\%. The measured THD $\%$ is found to be around $9.4 \%$. The measured (rms) value of the fundamental frequency component of the proposed inverter line to line voltage waveform Vab is 65.9 V . It is nearly $1.15 *(0.612 * 3 V d c)$, where $(0.612 * 3 V d c)=55.08 \mathrm{~V}$ is the maximum (rms) value of the fundamental frequency component at $M a=1$. It can be seen that the (rms) value of the fundamental voltage shown in Fig. 12 is increased by $15 \%$ at a low THD\%. The normalized value of the 5th harmonic component is $2.28 / 65.9=0.034$. The existing harmonic components such as the 5th, 7th, 11th and 13th can be eliminated by applying staircase modulation with selective harmonics. It is worth pointing out that the estimation of the optimal switching angles is not the goal of this study.

Experiments to investigate the feasibility of a six-level inverter based on the proposed structure, shown in Fig. 5, are carried out. Three DC voltage supplies $V d c=30 V, 2 V d c=60$ $V$ and Vmain $=5 \mathrm{Vdc}=150 \mathrm{~V}$ are connected with six switches to form a new multilevel DC-link. Under conditions similar to those of the circuit shown in Fig. 9, for the load and inverter control algorithm, Fig. 13 shows a set of experimental waveforms where the inverter line to line, line to neutral, line to mid-point, line to ground and mid-point to ground voltage


Fig. 12. Frequency spectrum of line to line voltage.


Fig. 13. Six-level inverter (a) line to line voltages, (b) line to neutral voltages, (c) line to mid-point voltages and (e) line to ground Vag and mid-point to ground Vog voltages.
waveforms are shown in Figs. 13(a), (b), (c) and (d), respectively. It is clearly shown that the inverter line to line output voltage reached its maximum value of 150 V with eleven steps as designed. Based on a comparison of the simulation and experimental results, it can be seen that both are in close agreement. Therefore, the proposed inverter is a promising configuration that may serve in many applications.

## V. CONCLUSIONS

In this paper a novel topology of a three-phase four-level multilevel inverter was presented. The proposed configuration came with a minimum number of DC voltage supplies and power electronic components. Therefore, the suggested topology results in reductions in terms of installation area and cost. The fundamental frequency staircase modulation
technique was comfortably implemented and it showed high flexibility and simplicity in control. Moreover, the proposed configuration was extended to N -levels with different methods used for determining the magnitudes of the DC voltage supplies. Furthermore, for the purpose of verifying the performance of the new multilevel inverter, the proposed topology was simulated and a prototype was manufactured. The obtained simulation and experimental results met the desired output. Subsequent may include an extension to higher levels with other suggested methods.

## AcKNOWLEDGMENT

This work was supported by the University of Malaya's provision of the High Impact Research under Grant D000022-16001 funding the Hybrid Solar Energy Research Suitable for Rural Electrification and UMRG project RP015A-13AET.

## REFERENCES

[1] I. Colak, E. Kabalci, and R. Bayindir, "Review of multilevel voltage source inverter topologies and control schemes," Energy Conversion and Management, Vol. 52, No. 2, pp. 1114-1128, Feb. 2011.
[2] J. Rodriguez, L. Jih-Sheng, and P. Fang Zheng, "Multilevel inverters: A survey of topologies, controls, and applications," IEEE Trans. Ind. Appl., Vol. 49, No. 4, pp. 724-738, Nov. 2002.
[3] L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M Prats, "The age of multilevel converters arrives," IEEE Ind. Electron. Mag., Vol. 2, No. 2, pp. 28-39, Jun. 2008.
[4] I. Abdalla, J. Corda, and L. Zhang, "Multilevel DC-Link inverter and control algorithm to overcome the PV partial shading," IEEE Trans Power Electron., Vol. 28, No. 1, pp. 14-18, Jan. 2013.
[5] S. Gui-Jia, "Multilevel DC-link inverter," IEEE Trans. Ind. Appl., Vol. 41, No. 3, pp. 848-754, May/Jun. 2005.
[6] J. Rodriguez, S. Bemet, P. K. Steimer, and I. E. Lizama, "A survey on neutral-point-clamped Inverters," IEEE Trans. Ind. Electron, Vol. 57, No. 7, pp. 2219-2230, Jul. 2010.
[7] L. Delmas, G. Gateas, T. A. Meynard, and H. Foch, "Stacked multicell converter (SMC): Control and natural balancing," in PESC IEEE 33rd Annual, Vol. 2, pp. 689-694, 2002.
[8] P. F. Zheng, "A generalized multilevel inverter topology with self voltage balancing" IEEE Trans. Ind Appl., Vol. 37, No. 2, pp. 611-618, Mar./Apr. 2001.
[9] B. Thomas and B. Steffen, "The active NPC converter for medium-voltage applications," in Industry Applications Conference, Fourtieth IAS Annual Meeting, Vol. 1, pp. 84-91, 2005.
[10] E. Babaei and S. H. Hosseini, "New cascaded multilevel inverter topology with minimum number of switches," Energy Convers. Manage., Vol. 50, No. 11, pp. 2761-2767, Nov. 2009.
[11] H. Belkamel, S. Mekhilef, A. Masaoud, and M. Abdel Naiem,"Novel three-phase asymmetrical cascadedmultile
vel voltage source inverter," IET Power Electronics, Vol. 6, pp. 1696-1706, Sep. 2013.
[12] J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, "A new topology of cascaded multilevel converters with reduced number of components for high-voltage applications," IEEE Trans Power Electron., Vol. 26, No. 11, pp. 3109-3118, Nov. 2011.
[13] M. K. Menshawi and S. Mekhilef, "Multistage inverters control using surface hysteresis comparators," Journal of Power Electronics, Vol. 13, No. 1, pp. 59-69 Jan. 2013.
[14] M. K. Menshawi, M. N. A. Kadir and S. Mekhilef, "Voltage vector approximation control of multistage-multilevel inverter using simplified logic implementation," IEEE Trans.Ind informat., Vol. 9, No. 4, pp. 2052-2062, Nov. 2013.
[15] M. N. A. Kadir, S. Mekhilef, and H. W. Ping "Voltage vector control of a hybrid three-stage 18 -level inverter by vector decomposition," IET Power Electronics, Vol. 3, No. 4, pp. 601-611, Jul. 2010.
[16] M. N. A. Kadir, S. Mekhilef, and H. W. Ping "Dual vector control strategy for a three-stage hybrid cascaded multilevel Inverter," Journal of Power Electronics, Vol. 10, No. 2, pp. 155-164, Mar. 2010.
[17] Y. Hinago and H. Koizumi, "A single phase multilevel inverter using switched series/parallel DC voltage sources," in Energy Conversion Congress and Exposition, ECCE 2009. IEEE, pp. 1962-1967, 2009.
[18] S. Mekhilef, and A. Masaoud, "Xilinx FPGA based multilevel PWM single phase inverter," in IEEE International Conference on Industrial Technology, ICIT 2006, pp. 259-264, 2006.
[19] H. W. Ping, N. A. Rahim, and J. Jamaludin, "New three-phase multilevel inverter with shared power switches," Journal of Power Electronics, Vol. 13, No. 5, pp. 787-797, Sep. 2013.
[20] E. Babaei, "A Cascade multilevel converter topology with reduced number of switches," IEEE Trans. Power Electron., Vol. 23, No. 6, pp. 2657-2664, Nov. 2008.
[21] C. Klumpner, and F. Blaabjerg, "Using reverse-blocking IGBTs in power converters for adjustable-speed drives," IEEE Trans. Ind. Appl., Vol. 42, No. 3, pp. 807-816, May/Jun. 2006.
[22] M.E.Ahmed and S.Mekhilef, "Design and implementation of a multilevel three-phase inverter with less switches and low output voltage distortion," Journal of Power Electronics, Vol. 9, No. 4, pp. 594-604, Jul. 2009.


Ammar Masaoud was born in Damascus, Syria. He received his B.S. degree in Electrical Engineering from the University of Damascus, Damascus, Syria, in 1999, and his M.S. degree from the University of Malaya, Kuala Lumpur, Malaysia, in 2006. He is currently pursuing his Ph.D. degree in Electrical Engineering in the Department of Electrical Engineering, University of Malaya. His current research interests include power electronics and electrical machines.


Hew Wooi Ping was born in Kuala Lumpur, Malaysia, in 1957. He received the B.Eng. (electrical) degree and the M.Eng. degree in electrical engineering from the University of Technology, Kuala Lumpur, in 1981 and the Ph.D. degree from the University of Malaya, Kuala Lumpur, in 2000. He is a Professor and the Deputy Director of the University of Malaya Power Energy Dedicated Advanced Center (UMPEDAC). Dr. Hew is a Member of the Institution of Engineering and Technology and a Chartered Engineer. His current research interests include electrical drives, electrical machine design, and the application of fuzzy logic/neural networks to electrical-machine-related applications.


Saad Mekhilef received his B.S. degree in Electrical Engineering from the University of Setif, Setif, Algeria, in 1995, and his M.S. and Ph.D. degrees in Electrical Engineering from the University of Malaya, Kuala Lumpur, Malaysia, in 1998 and 2003, respectively. He is currently a Professor and Deputy Dean with the faculty of Electrical Engineering, University of Malaya. He is the author or coauthor of more than 200 publications in international journals and proceedings. He is actively involved in industrial consultancy for major corporations in the power electronics field. His current research interests include power conversion techniques, control of power converters, renewable energy, and energy efficiency.


Ayoub Taallah received his B.S. degree in Electrical Engineering from the University of Zian Achor, Djelfa, Algeria, in 2007. He is currently pursuing his M.S. degree in Electrical Engineering at the University of Malaya, Kuala Lumpur, Malaysia. Since 2011, he has been a Research Assistant with the Power Electronics and Renewable Energy Research Laboratory (PEARL), University of Malaya. His current research interests include power electronics and control.


Hamza Belkamel was born in Mila, Algeria. He received his B.S. degree (Hons) in Mechatronics from the University of Selangor (UNISEL), Selangor, Malaysia, in 2010. He is currently working toward his M.S. degree in Engineering Science in the Department of Electrical Engineering, University of Malaya, Kuala Lumpur, Malaysia. Since 2011, he has been a Research Assistant with the Power Electronics and Renewable Energy Research Laboratory (PEARL), University of Malaya, where he is focusing on the design and control of new multilevel inverters. His current research interests include the design of advanced power converter topologies, PWM techniques and the control of power electronic systems.


[^0]:    Manuscript received May 23, 2013; accepted Nov. 7, 2013
    Recommended for publication by Associate Editor Yan Xing.
    ${ }^{\dagger}$ Corresponding Author: saad@um.edu.my
    Tel: +60-03-79676851, University of Malaya
    **Dept. of Electrical Eng., University of Malaya, Malaysia
    ${ }^{* *}$ UM Power Energy Dedicated Advanced Center (UMPEDAC), University of Malaya, Malaysia
    ${ }^{* * *}$ Power Electronics and Renewable Energy Research Lab. (PEARL), University of Malaya, Malaysia

