• Title/Summary/Keyword: DC gain

Search Result 556, Processing Time 0.027 seconds

Design and Implementation of a Near Zero IF Sub-harmonic Cascode FET Mixer for 2.4 GHz WLL Base-Station (Near Zero IF를 갖는 2.4 GHz WLL 기지국용 하모닉 Cascode FET 혼합기 설계 및 제작)

  • Lee, Hyok;Jeong, Youn-Suk;Kim, Jeong-Pyo;Choi, Jea-Hoon
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.14 no.5
    • /
    • pp.472-478
    • /
    • 2003
  • In this paper, a near zero If mixer was designed in cascode structure by using two single-gate FETs. Since it is driven by the second order harmonic of LO signal, a sub-harmonic cascode FET mixer has good LO-RF port isolation characteristic. In order to solve DC offset of a homodyne system, near zero If is used instead of zero If and the mixer is driven by sub-harmonic of LO signal. As RF input power was -30 dBm and LO power was 6 dBm, the designed mixer had 6.7 dB conversion gain, 8.4 dB noise figure, 31.5 dB LO-RF port isolation, -1.9 dBm lIP3 and -2.8 dBm IIP2.

Design of a W-Band Power Amplifier Using 65 nm CMOS Technology (65 nm CMOS 공정을 이용한 W-대역 전력증폭기 설계)

  • Kim, Jun-Seong;Kwon, Oh-yun;Song, Reem;Kim, Byung-Sung
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.27 no.3
    • /
    • pp.330-333
    • /
    • 2016
  • In this paper, we propose 77 GHz power amplifier for long range automotive collision avoidance radar using 65 nm CMOS process. The proposed circuit has a 3-stage single power amplifier which includes common source structure and transformer. The measurement results show 18.7 dB maximum voltage gain at 13 GHz 3 dB bandwidth. The measured maximum output power is 10.2 dBm, input $P_{1dB}$ is -12 dBm, output $P_{1dB}$ is 5.7 dBm, and maximum power add efficiency is 7.2 %. The power amplifier consumes 140.4 mW DC power from 1.2 V supply voltage.

Design of Microstrip Antenna to Tune Resonant Frequency with Voltage Control (공진 주파수 전압 제어 마이크로스트립 안테나 설계)

  • Kim, Young-Ro;Woo, Jong-Myung
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.20 no.8
    • /
    • pp.688-693
    • /
    • 2009
  • In this paper, a half wave-length microstrip antenna was proposed to be able to continuously tune the resonant frequency in the stated area of UHF ISM band. By loading varactor diodes at both edges of the half wavelength antenna, where the electric field is the strongest, and varying the voltage in order to tune the electrical resonance length continuously, it is possible to automatically recover the resonant frequency and input impedance shifted by surrounding environment. When the microstrip antenna(center resonant frequency: 425 MHB) was tested, by adjusting the each voltages of varactor diodes from DC 0.6 to BC 3.0 volts, the resonant frequency under 20 dB return loss was varied 385 to 465 MHz. The peak gain was -0.2 dBd and return loss -10 dB bandwidth was 3.3 MHz(0.8 %).

Coding Tools for Enhancing Coding Efficiency of MPEG Internet Video Coding (IVC) (MPEG 인터넷 비디오 코딩(IVC)의 부호화 효율 개선을 위한 부호화 툴)

  • Yang, Anna;Lee, Jae-Yung;Han, Jong-Ki;Kim, Jae-Gon
    • Journal of Broadcast Engineering
    • /
    • v.21 no.3
    • /
    • pp.319-329
    • /
    • 2016
  • Internet Video Coding (IVC) is a royalty-free codec currently being developed in MPEG. Coding efficiency of IVC codec has been steadily enhanced and it was reported that the performance of Committee Draft (CD) version is comparable to H.264/AVC High Profile (HP) in terms of objective and subjective qualities. In this paper, we present some coding tools that have been proposed for enhancing the coding efficiency of IVC during the developing process in MPEG along with brief overview of IVC codec architecture and coding algorithms. The coding tools include both of normative tools and informative tools such as non-reference P frame coding, DC mode intra prediction, Lagrange multiplier selection, and extension of chroma intra prediction modes. Improvement obtained by each tool is presented in terms of algorithm and coding gain based on the experiments. As a result of the experiment, the coding tools give the average bit saving of 8.8%, 0.4%, 0.4%, and 0.0%, respectively, in the low-delay coding mode.

Degradation of the SiGe hetero-junction bipolar transistor in SiGe BiCMOS process (실리콘-게르마늄 바이시모스 공정에서의 실리콘-게르마늄 이종접합 바이폴라 트랜지스터 열화 현상)

  • Kim Sang-Hoon;Lee Seung-Yun;Park Chan-Woo;Kang Jin-Young
    • Journal of the Korean Vacuum Society
    • /
    • v.14 no.1
    • /
    • pp.29-34
    • /
    • 2005
  • The degradation of the SiGe hetero-junction bipolar transistor(HBT) properties in SiGe BiCMOS process was investigated in this paper. The SiGe HBT prepaired by SiGe BiCMOS process, unlike the conventional one, showed the degraded DC characteristics such as the decreased Early voltage, the decreased collector-emitter breakdown voltage, and the highly increased base leakage current. Also, the cutoff frequency(f/sub T/) and the maximum oscillation frequency(f/sub max/) representing the AC characteristics are reduced to below 50%. These deteriorations are originated from the change of the locations of emitter-base and collector-base junctions, which is induced by the variation of the doping profile of boron in the SiGe base due to the high-temperature source-drain annealing. In the result, the junctions pushed out of SiGe region caused the parastic barrier formation and the current gain decrease on the SiGe HBT device.

Investigation of miximum permitted error limits for second order sigma-delta modulator with 14-bit resolution (14 비트 분해능을 갖는 2차 Sigma-Delta 변조기 설계를 위한 구성요소의 최대에러 허용 범위 조사)

  • Cho, Byung-Woog;Choi, Pyung;Sohn, Byung-Ki
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.23 no.5
    • /
    • pp.1310-1318
    • /
    • 1998
  • Sigma-delta converter is frequently used for conyerting low-frequency anglog to digital signal. The converter consists of a modulator and a digital filer, but our work is concentrated on the modulator. In this works, to design second-order sigma-dalta modulator with 14bit resolution, we define maximumerror limits of each components (operational smplifier, integrator, internal ADC, and DAC) of modulator. It is first performed modeling of an ideal second-order sigma-delta modulator. This is then modified by adding the non-ideal factors such as limit of op-amp output swing, the finit DC gain of op-amp slew rate, the integrator gian error by the capacitor mismatch, the ADC error by the cmparator offset and the mismatch of resistor string, and the non-linear of DAC. From this modeling, as it is determined the specification of each devices requeired in design and the fabrication error limits, we can see the final performance of modulator.

  • PDF

Design of Cartesian Feedback Loop Linearization Chip for UHF Band (UHF 대역용 Cartesian Feedback Loop 선형화 칩 설계)

  • Kang, Min-Soo;Chong, Young-Jun;Oh, Seung-Hyeub
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.21 no.5
    • /
    • pp.510-518
    • /
    • 2010
  • In this paper, the designed and implemented results of CFL linearization chip which can be used in mobile radio and TRS terminal of UHF band(380~910 MHz), using $0.6\;{\mu}m$ BiCMOS process based on Si, are shown. As gain control circuits for modifying transmit power are inserted not only in feedback path but also in forward path, the stability of CFL is maintained. And, DC-offset correction function of S/H structure, which is suitable for walkie-talkie PTT operation and is easily implemented, is realized. The performance test results of transmitter show that the regulation of FCC emission mask at PEP 3 W(34.8 dBm) is satisfied when the CQPSK modulated signal is fed and more than 30 dBc improvement of 3rd order IMD is achieved when two-tone signal is inputted.

Example Development of Medical Equipment Applying Power Electronics Technique (전력전자 기술을 응용한 의료장비 개발 사례)

  • 고종선;이태훈;김영일;김규겸;박병림
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.7 no.6
    • /
    • pp.524-530
    • /
    • 2002
  • A control of the body posture and movement is maintained by the vestibular system, vision, and proprioceptors. Afferent signals from those receptors are transmitted to the vestibular nuclear complex, and the efferent signals from the vestibular nuclear complex control the eye movement and skeletal muscle contract. The postural disturbance caused by loss of the vestibular function results in nausea, vomiting, vertigo and loss of craving for life. The purpose of this study is to develop a off-vertical rotatory system for evaluating the function of semicircular canals and otolith organs, selectively, and visual stimulation system for- stimulation with horizontal, vortical and 3D patterns. The Off-vortical axis rotator is composed of a comportable chair, a DC servo-motor with reducer and a tilting table controlled by PMSM. And a double feedback loop system containing a velocity feedback loop and a position feedback loop is applied to the servo controlled rotatory chair system. Horizontal, vertical, and 3D patterns of the visual stimulation for applying head mounted display are developed. And wireless portable systems for optokinetic stimulation and recording system of the eye movement is also constructed. The gain, phase, and symmetry is obtained from analysis of the eye movement induced by vestibular and visual stimulation. Detailed data were described.

Wind Energy Interface to Grid with Load Compensation by Diode Clamped Multilevel Inverters

  • Samuel, Paulson;Naik, M. Kishore;Gupta, Rajesh;Chandra, Dinesh
    • Journal of Power Electronics
    • /
    • v.14 no.2
    • /
    • pp.271-281
    • /
    • 2014
  • Fluctuating wind conditions necessitate the use of a variable speed wind turbine (VSWT) with a AC/DC/AC converter scheme in order to harvest the maximum power from the wind and to decouple the synchronous generator voltage and frequency from the grid voltage and frequency. In this paper, a combination of a three phase diode bridge rectifier (DBR) and a modified topology of the diode clamped multilevel inverter (DCMLI) has been considered as an AC/DC/AC converter. A control strategy has been proposed for the DCMLI to achieve the objective of grid interface of a wind power system together with local load compensation. A novel fixed frequency current control method is proposed for the DCMLI based on the level shifted multi carrier PWM for achieving the required control objectives with equal and uniform switching frequency operation for better control and thermal management with the modified DCMLI. The condition of the controller gain is derived to ensure the operation of the DCMLI at the fixed frequency of the carrier. The converter current injected into the distribution grid is controlled in accordance with the wind power availability. In addition, load compensation is performed as an added facility in order to free the source currents being fed from the grid of harmonic distortion, unbalance and a low power factor even though the load may be unbalanced, non-linear and of a poor power factor. The results are validated using PSCAD/EMTDC simulation studies.

The Double Balance Mixer Design with the Characteristics of Low Intermodulation Distortion, and Wide Dynamic Range with Low LO-power using InGaP/GaAs HBT Process (InGaP/GaAs HBT공정을 이용하여 낮은 LO파워로 동작하고 낮은 IMD와 광대역 특성을 갖는 이중평형 믹서설계)

  • S. H. Lee;S. S. Choi;J. Y. Lee;J. C. Lee;B. Lee;J. H. Kim;N. Y. Kim;Y. H. Lee;S. H. Jeon
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.14 no.9
    • /
    • pp.944-949
    • /
    • 2003
  • In this paper, the double balance mixer(DBM) for Ku-band LNB using InGaP/GaAs HBT process is suggested for the characteristics of low DC power consumption, low noise figure, low intermodulation distortion and wide dynamic range. The 5 dB conversion gain, 14 dB NF, bandwidth 17.9 GHz and 50.34 dBc IMD are obtained under RF input power of -23 dBm, with bias condition as 3 V and 16 mA. The linearity of InGaP/GaAs HBT, the broad band input matching scheme and the optimization of bias point result in the low IMD, the broad bandwidth and the low power consumption characteristics.