• Title/Summary/Keyword: Costas Loop

Search Result 6, Processing Time 0.024 seconds

Performance Evaluation of Joint Blind Equalizer and Carrier Recovery for QAM Signal (QAM 신호를 위한 Blind 등화기 Carrier Recovery 결합에 관한 성능평가)

  • 송재철;최형진
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.19 no.11
    • /
    • pp.2067-2080
    • /
    • 1994
  • Recently, joint blind equalization and carrier recovery for digital mobile transmission system is of growing interest. In this paper, we describe new receiver structure of joint godard blind equalizer and various recovery loop for QAM modulated signal. After a brief review of Godard blind equalizer and MAP estimation Costas loop, Generalized Costas loop, Leclert loop, Angular form loop, we present two kinds of receiver structures for joint blind equalization and carrier recovery. Using a Monto Carlo simulation technique, we can confirm that two kinds of receiver structures operate very well in the steady state.

  • PDF

Analysis of Modified Digital Costas Loop Part II : Performance in the Presence of Noise (변형된 디지탈 Costas loop에 관한 연구 (II) 잡음이 있을 경우의 성능 해석)

  • 정해창;은종관
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.19 no.3
    • /
    • pp.37-45
    • /
    • 1982
  • This paper is a sequel of the Part I paper[1] on the modified digital Costas loop. In this Part II we analyze the performance of the system in the presence of noise. It is shown that, when the input signal is corrupted by additive white Gaussian noise, the noise process in the loop becomes Rician as a result of the tan-1 (.) function of the phase error detector. Steady state probability density functions of phase errors of the first-and second-order loops have been obtained by solving the Chapman-Kolmogorov equation numerically. Also, the mean and variance of phase error in the steady state have been obtained analytically, and are compared with the results obtained by computer simulation.

  • PDF

Analysis of Modified Digital Costas Loop Part I : Performance in the Absence of Noise (변형된 디지털 Costas Loop에 관한 연구 (I) 잡음이 없을 경우의 성능 해석)

  • 정해창;은종관
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.19 no.2
    • /
    • pp.38-50
    • /
    • 1982
  • A new type of digital phase-locked loop (DPLL) called the modified digital Costas loop is proposed and analyzed. The main feature of the proposed loop is that the phase error detector of the loop has linear characteristic. This results from the use of the tan-1 (.) function in the loop. Accordingly, the DPLL can be characterized by a modulo-2$\pi$ linear difference equation. This paper is diveide into two parts. In Part I we describe the proposed system, and analyze the performance of the first-and second-order loops in the absence of noise by the Phase Plane technique. The locking ranges for the DPLL's to achieve exact locking independently of initial conditions have been obtained in closed forms. Also, the false lock and oscillation phenomena occurring under some initial conditions have been considered. These results have been verified by computer simulation. In Part ll we analyze the proposed system in the presence of noise. The steady state probability density function, mean and variance of the phase error have been obtained by solving the Chapman-Kolmogorov equation. These results will be presented in Part ll.

  • PDF

A Phase Recovery and Amplitude Compensation Scheme for QPSK All Digital Receiver Using CORDIC Algorithm (CORDIC 알고리즘을 이용한 QPSK 디지털 수신기의 위상 복원 및 진폭보상방안)

  • Seo, Kwang-Nam;Kim, Chong-Hoon
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.35 no.12C
    • /
    • pp.1029-1034
    • /
    • 2010
  • For All Digital QPSK receivers, a phase recovery scheme is required to fix the arbitrarily rotated I/Q quadrature signals due to the transmission path and clock mismatch between the transmitter and the receiver. The conventional Costas phase recovery loop scheme requires a separate AGC(Automatic Gain Control) to obtain the performance independent of input signal power. This paper proposes a simple scheme which separates the phase and amplitude of the input signal via CORDIC algorithm and performs the phase recovery and amplitude compensation simultaneously. The proposed scheme can considerably reduce the logic resources in hardware implementation, has been verified by C++ and Model Sim simulations.

A Study on the RF Shower System to Extend Interrogating Range for the Low Power RFID Reader System (저출력 RFID 시스템에서 인식거리 확대를 위한 전력 공급용 RF Shower 시스템)

  • Jung, Jin-Wook;Bae, Jae-Hyun;Oh, Ha-Ryoung;Seong, Yeong-Rak;Song, Ho-Jun;Jang, Byeong-Jun;Choi, Kyung;Lee, Jung-Suk;Lee, Hong-Bae;Lee, Hak-Yong;Kim, Jong-Min;Shin, Jae-Cheol;Park, Jun-Seok
    • The Transactions of the Korean Institute of Electrical Engineers D
    • /
    • v.55 no.12
    • /
    • pp.526-533
    • /
    • 2006
  • In this paper, we presented the synchronization module between RF shower system and RFID Reader to extend interrogating range on Mobile RFID system, Costas Loop and FPLL(Frequency/phase Lock Loop) were used. We achieved compromised range of 3MHz locking frequency, 1ms locking time and figured out remarkable Hopping frequency of the Reader. The prototype of the new designed RFID system has been tested with ISO18000-6 type-B Tag. The read range between designed RFID Reader and Tag has been measured, it increased triple times by adjusting the Shower system output level.

FPGA Implementation of RVDT Digital Signal Conditioner with Phase Auto-Correction based on DSP (RVDT용 DSP 기반 위상 자동보정 디지털 신호처리기 FPGA 구현)

  • Kim, Sung-mi;Seo, Yeon-ho;Jin, Yu-rin;Lee, Min-woong;Cho, Seong-ik;Lee, Jong-yeol
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.21 no.6
    • /
    • pp.1061-1068
    • /
    • 2017
  • A RVDT is a sensor that measures angular displacement and the output signal of RVDT is a DSBSC-AM signal. For this reason, a DSBSC-AM demodulation processor is required to determine the angular displacement from the output signal. In this paper, DADC(Digital Angle to DC) which extracts the angular displacement from the output signal of a RVDT is implemented based-on modified Costas Loop usually used in the demodulation of DSBSC-AM signal by using FPGA. DADC can used with both 4-wire and 5-wire RVDTs and can exactly compensate the phase difference between the input excitation and output signals of a RVDT unlike the conventional analog RVDT signal conditioners which require external components. Since digital signal processing technique that can enhance the linearity is exploited, DADC shows 0.035% linearity error, which is smaller than 0.005% that of a conventional analog signal conditioner. The DADC are tested in an integrated experimental environment which includes a commercial RVDT sensor, ADC and an analog output block.