• Title/Summary/Keyword: Compensation Circuit

Search Result 442, Processing Time 0.032 seconds

Improvement of Output Linearity of Matrix Converters with a General R-C Commutation Circuit

  • Choi, Nam-Sup;Li, Yulong;Han, Byung-Moon;Nho, Eui-Cheol;Ko, Jong-Sun
    • Journal of Power Electronics
    • /
    • v.9 no.2
    • /
    • pp.232-242
    • /
    • 2009
  • In this paper, a matrix converter with improved low frequency output performance is proposed by achieving a one-step commutation owing to a general commutation circuit applicable to n-phase to m-phase matrix converters. The commutation circuit consists of simple resister and capacitor components, leading to a very stable, reliable and robust operation. Also, it requires no extra sensing information to achieve commutation, allowing for a one-step commutation like a conventional dead time commutation. With the dead time commutation strategy applied, the distortion caused by commutation delay is analyzed and compensated, therefore leading to better output linear behavior. In this paper, detailed commutation procedures of the R-C commutation circuit are analyzed. A selection of specific semiconductor switches and commutation circuit components is also provided. Finally, the effectiveness of the proposed commutation method is verified through a two-phase to single-phase matrix converter and the feasibility of the compensation approach is shown by an open loop space vector modulated three-phase matrix converter with a passive load.

Phase-Shifted Full Bridge(PSFB) DC/DC Converter with a Hold-up Time Compensation Circuit for Information Technology (IT) Devices (홀드 업 타임 보상회로를 가진 IT 기기용 Front-end PSFB DC/DC 컨버터)

  • Yi, Kang-Hyun
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.18 no.5
    • /
    • pp.501-506
    • /
    • 2013
  • A hold-up time compensation circuit is proposed to get high efficiency of the front-end phase-shifted full bridge DC/DC converter. The proposed circuit can make the phase-shifted full bridge front-end DC/DC converter built with 0.5 duty ratio so that the conduction loss of the primary side and voltage stress across rectifier in the secondary side are reduced and the higher efficiency can be obtained. Furthermore, the requirement of an output filter significantly can diminish due to the perfect filtered waveform. A 12V/100A prototype has been made and experimental results are given to verify the theoretic analysis and detailed features.

Sensor signal processing device for USN application and general purpose (USN응용과 범용목적에 적용가능한 센서 신호처리기)

  • Park, Chan-Won;Kim, Il-Hwan;Chun, Sam-Sug
    • Journal of Sensor Science and Technology
    • /
    • v.19 no.3
    • /
    • pp.230-237
    • /
    • 2010
  • In sensor signal conditioning and processing, offset and drift characteristics of an operational amplifier are an important factor when the amplifier is used for a precise sensor signal amplifier. In order to use it in high accuracy, an expensive trimming or a complex compensation circuit is required. This paper presents the improved sensor signal conditioning and processing device for ubiquitous sensor network(USN) application or general purpose by developing a hardware of the circuit for reducing the offset voltage and drift characteristics, and a software for its control and sensor signal processing. We realize better offset voltage and drift characteristics of the signal conditioning circuit using low cost operational amplifiers. The experimental results show that this technique is effective in improving the performance of the sensor signal processing device.

An OLED Pixel Circuit Compensating Threshold Voltage Variation of n-channel OLED·Driving TFT (n-채널 OLED 구동 박막 트랜지스터의 문턱전압 변동을 보상할 수 있는 OLED 화소회로)

  • Chung, Hoon-Ju
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.15 no.3
    • /
    • pp.205-210
    • /
    • 2022
  • A novel OLED pixel circuit is proposed in this paper that uses only n-type thin-film transistors(TFTs) to improve the luminance non-uniformity of the AMOLED display caused by the threshold voltage variation of an OLED driving TFT. The proposed OLED pixel circuit is composed of 6 n-channel TFTs and 2 capacitors. The operation of the proposed OLED pixel circuit consists of the capacitor initializing period, threshold voltage sensing period of an OLED·driving TFT, image data voltage writing period, and OLED·emitting period. As a result of SmartSpice simulation, when the threshold voltage of·OLED·driving TFT varies from 1.2 V to 1.8 V, the proposed OLED pixel circuit has a maximum current error of 5.18 % at IOLED = 1 nA. And, when the OLED cathode voltage rises by 0.1 V, the proposed OLED pixel circuit has very little change in the OLED current compared to the conventional OLED pixel circuit. Therefore, the proposed pixel circuit exhibits superior compensation characteristics for the threshold voltage variation of an OLED driving TFT and the rise of the OLED cathode voltage compared to the conventional OLED pixel circuit.

Design of monolithic DC-DC Buck converter with on chip soft-start circuit (온칩 시동회로를 갖는 CMOS DC-DC 벅 변환기 설계)

  • Park, Seung-Chan;Lim, Dong-Kyun;Lee, Sang-Min;Yoon, Kwang-Sub
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.34 no.7A
    • /
    • pp.568-573
    • /
    • 2009
  • This paper presents a step-down DC-DC converter with On-chip Compensation for battery-operated portable electronic devices which are designed in O.13um CMOS standard process. In an effort to decrease system volume, this paper proposes the on chip compensation circuit using capacitor multiplier method. Capacitor multiplier method can minimize error amplifier's compensation capacitor size by 10%. It allows the compensation block of DC-DC converter be easily integrated on a chip and occupy less layout area. But capacitor multiplier operation reduces DC-DC converter efficiency. As a result, this converter shows maximum efficiency over 87.2% for the output voltage of 1.2V (input voltage : 3.3V), maximum load current 500mA, and 25mA output ripple current. This voltage mode controled buck converter has 1MHz switching frequency.

Broadband Optical Transmitter using Feedforward Compensation Circuit (피드포워드 보상회로를 이용한 광대역 광송신기)

  • Yun, Young-Seol;Lee, Joon-Jae;Moon, Yon-Tae;Kim, Do-Gyun;Choi, Young-Wan
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.44 no.4
    • /
    • pp.1-9
    • /
    • 2007
  • Linearity is the one of the most important features for analog-optic transmission system. In our research, the available bandwidth for the feed-forward compensation circuit is enhanced by using a 180 hybrid coupler in the circuit. The bandwidth having the decreased 3rd-order intermodulation distortion(IMD3) over 10 dB is extended over 200 MHz with the center frequency of 1.6 GHz. We performed an efficient bandwith measurement for the feed-forward compensation system, which uses the network analyzer instead of the traditional measuring system that uses two RF signal generators and the spectrum analyzer. We identify the usefulness of this method from experimental results. In this study, we used cheap digital-purpose laser diodes for economical aspect, which proves the efficiency of the proposed analog system. The spurious-free dynamic range is improved about 6 dB/Hz.

0.35㎛ CMOS Low-Voltage Current/Voltage Reference Circuits with Curvature Compensation (곡률보상 기능을 갖는 0.35㎛ CMOS 저전압 기준전류/전압 발생회로)

  • Park, Eun-Young;Choi, Beom-Kwan;Yang, Hee-Jun;Yoon, Eun-Jung;Yu, Chong-Gun
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2016.10a
    • /
    • pp.527-530
    • /
    • 2016
  • This paper presents curvature-compensated reference circuits operating under low-voltage condition and achieving low-power consumption with $0.35-{\mu}m$ standard CMOS process. The proposed circuit can operate under less than 1-V supply voltage by using MOS transistors operating in weak-inversion region. The simulation results shows a low temperature coefficient by using the proposed curvature compensation technique. It generates a graph-shape temperature characteristic that looks like a sine curve, not a bell-shape characteristic presented in other published BGRs without curvature compensation. The proposed circuits operate with 0.9-V supply voltage. First, the voltage reference circuit consumes 176nW power and the temperature coefficient is $26.4ppm/^{\circ}C$. The current reference circuit is designed to operate with 194.3nW power consumption and $13.3ppm/^{\circ}C$ temperature coefficient.

  • PDF

Transition Control of Standby and Operation Modes of Wireless Charging System for Inspection Robots

  • Liu, Han;Tan, Linlin;Huang, Xueliang;Czarkowski, Dariusz
    • Journal of Power Electronics
    • /
    • v.19 no.3
    • /
    • pp.691-701
    • /
    • 2019
  • To solve the problems in the contact charging of inspection robots, a wireless charging system for inspection robots and a control strategy are introduced in this paper. Circuit models of a wireless power system with a compound compensation circuit and a three-phase Class-D resonant inverter are set up based on circuit theory. An output voltage control method based on the equal spread regulation of the phase difference between adjacent phases and the parameter correction method in the primary compound compensation circuit are proposed. The dynamic characteristics of the key parameters varying with the secondary coil position are obtained to further investigate the adaptive location scheme during the access and exit processes of moving robots. Combining the output voltage control method and the adaptive location scheme, a transition control strategy for the standby and operation modes of the wireless charging systems for inspection robots is put forward to realize the system characteristics including the low standby power in the standby mode and the high receiving power in the operation mode. Finally, experiments are designed and conducted to verify the correctness of the theoretical research.

Design of a digital filter with variable characteristics for a luminance signal processing of digirtal TV (가변 특성을 갖는 디지털 TV 휘도신호 처리용 디지털 필터 설계)

  • 왕종현;이해정;유영갑;조경록
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.21 no.1
    • /
    • pp.67-79
    • /
    • 1996
  • This paper presents a composite luminance signal processing system for NTSC, PAL and SECAM standards. Eaxh of the three standards employs its own specifications of subcarmier bandwidth and luminance signal waveform. The proposed system, compatible to the specifications of the three standard and B/W TV, implements variable freqneucy characteristics by controlling filter coefficients. The major features of the system are a luminance/chroma separation unit and an aperture compensation unit. The luminance/chroma separation unit employes a notch filter selection a trap freqneyc to atenuate unwanted color signals in luminance signal bands. The aperture compensation unit comprises two subunits, to provide clear color definition for each of the three standards: a primary compensation circuit and a variable compensation circuits. The proposed system yields a 40 dB gain from the chroma/luminance separation and a 10 dB gain from the aperture compensation unit.

  • PDF

Design of a Step-Down DC-DC converter with On-chip Capacitor multiplyed Compensation circuit (온칩된 커패시터 채배기법 적용 보상회로를 갖는 DC to DC 벅 변환기 설계)

  • Park, Seung-Chan;Lim, Dong-Kyun;Yoon, Kwang-Sub
    • Proceedings of the IEEK Conference
    • /
    • 2008.06a
    • /
    • pp.537-538
    • /
    • 2008
  • A step-down DC-DC converter with On-chip Compensation for battery-operated portable electronic devices which are designed in 0.18um CMOS standard process. In an effort to improve low load efficiency, this paper proposes the PFM (Pulse Frequency modulation) voltage mode 1MHz switching frequency step-down DC-DC converter with on-chip compensation. Capacitor multiplier method can minimize error amplifier compensation block size by 20%. It allows the compensation block of DC-DC converter be easily integrated on a chip and occupy less layout area. But capacitor multiplier operation reduces DC-DC converter efficiency. As a result, this converter shows maximum efficiency over 87% for the output voltage of 1.8V (input voltage : 3.3V), maximum load current 500mA, and 0.14% output ripple voltage. The total core chip area is $mm^2$.

  • PDF