• The Transactions of the Korean Institute of Electrical Engineers P
• /
• v.57 no.3
• /
• pp.285-290
• /
• 2008

We have developed the absolute evaluation technique of capacitor and inductor by measuring the phase displacement as a function of resistance of employed resistors in voltage transformer(VT) comparator. The methods were applied to the capacitor with the range of 100 nF - $5{\mu}F$ and the inductor with the range of $100{\mu}H{\sim}1\;H$. The capacitance values of capacitor obtained using our method are consistent within the expanded uncertainty those obtained using capacitor bridge. The inductance values of inductor obtained using our method are also consistent within the expanded uncertainty those obtained using LCR meter.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.51 no.11
• /
• pp.622-627
• /
• 2002

The power comparison techniques have implemented power measurements, in which a power comparator is used to balance ac against a dc power obtained from known values. The developed power standard system using the comparison techniques consists of dc sources, ac source, control switches, resistive voltage dividers, resistive shunts and a power comparator. The total uncertainty of the power standard system was proved by analysis of the component instruments. Its expanded(k=2) uncertainty is evaluated to be less than 30 uW/VA at unit power factor and 42 uW/VA at power factor 0.5

• The Transactions of the Korean Institute of Electrical Engineers C
• /
• v.55 no.6
• /
• pp.302-307
• /
• 2006

Standard current transformer(CT) with the nominal ratio errors in the range of - 10 % to + 10 % has been developed. Linearity of the CT ratio error measuring system (CT comparator) has been tested by using wide ratio error standard current transformer(WRE CT). The developed WRE CT can be used to evaluate the linearity of the CT comparator by comparing both the theoretical values and experimental values of the WRE CT. The developed method has been successfully applied for calibration and correction in the CT comparator belonging to industry.

• The Transactions of the Korean Institute of Electrical Engineers C
• /
• v.55 no.6
• /
• pp.317-322
• /
• 2006

A accurate potential transformer(PT) with the nominal ratio errors in the wide range of - 9 % to + 11 % has been developed. The developed wide ratio error PT can be used to evaluate the linearity of the PT comparator by comparing both the theoretical values as standard values and experimental values of the PT. The new method has been successfully applied for calibration and correction in the PT comparator including very low ratio error values from ${\pm}0.005%$ to ${\pm}0.3%$ belonging to industry.

• Proceedings of the IEEK Conference
• /
• 2001.06e
• /
• pp.189-192
• /
• 2001

A new configuration of acoustic echo canceler with stepsize predictor and comparator is proposed in this paper. Conventional acoustic echo cancelers using ES(Exponential Step)algorithm has fast convergence speed, but very weak in interference of environment. The proposed stepsize predictor and comparator improve conventional acoustic echo canceler's defects. The Stepsize predictor generates a stepsize value using residual power of error signal. The stepsize comparator selects the stepsize value that is better performance in a acoustic echo canceler using a stepsize decision factor. The Simulation results show superiority of the proposed acoustic echo canceler in environment interference.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.21 no.5
• /
• pp.421-425
• /
• 2008

In this research, a 8-bit CMOS 2 stage folding A/D converter is designed, For low power consumption and small chip size, the A/D converter is designed by using folding and interpolation circuit. Folding circuit is composed of the transistor differential pairs which are connected in parallel. It reduces the number of comparator drastically. The analog block composed of folding block, current interpolation circuit, and three stage current comparator is designed with differential-mode for high speed operation. The simulation in a $0.35\;{\mu}m$ CMOS process. shows DNL and SNDR of 0.5LSB and 47 dB at 250 MHz/s sampling frequency.

• Nuclear Engineering and Technology
• /
• v.18 no.2
• /
• pp.85-91
• /
• 1986

A single comparator method with its accuracy has been studied for determining multielement by reactor neutron activation analysis. Spectral index at the irradiation position of each sample was determined using two flux monitors of Au and Co, one of which was used as a single comparator. The uncertainties of nuclear data related to the method were investigated for 18 elements and the error of the analytical result due to the uncertainties of nuclear data related is found to be less than 6%. The analytical results of 4 USGS reference samples agree well within 15% deviation with the results evaluated by USGS.

• The Journal of Korea Institute of Information, Electronics, and Communication Technology
• /
• v.13 no.4
• /
• pp.277-282
• /
• 2020

This study was initiated to find a way to resolve electronic equipment as it could be affected by multiple environments. The effect of setting the exponential constant wave (iExp) in the telescopic cascade comparator to the SET (Single Event Transient) environment was tested. In this paper, the radio wave delay was measured at 0.46 ㎲ and the gain at 0.713 in the telescopic cascade comparator without setting the SET situation. FET T0 (M6) was measured to have a large spike at 11㎲ to 15㎲ in the telescopic cascade comparator entering the SET situation. FET T1 (M5) has shorted output signals from 10 ㎲ to 16 ㎲. FET T2 (M3) represented a shorted output signal, and FET T3 (M4) measured the output waveform in the form of a large spike waveform. The FET T4 (M1) and FET T5 (M2) are spiky signals. And at all FETs, the propagation delay was changed from 0.45㎲ to 0.54㎲. In summary, The FET element in the telescopic cascade comparator in SET situation was measured to be greatly affected.

• Proceedings of the IEEK Conference
• /
• 2000.07a
• /
• pp.129-131
• /
• 2000

A new analog synchronous mirror delay to be used in the wide-bandwidth clocking circuits is proposed to overcome the frequency dependency of the negative-delay values in the conventional analog synchronous mirror delay. The scheme adopts a new dummy-delay compensation technique by adopting the comparator with inherent systematic offset to achieve the enhanced negative-delay range especially prominent at high frequency applications.

• Proceedings of the KIEE Conference
• /
• 1995.07b
• /
• pp.676-678
• /
• 1995

The Paper describes a dc/nc power comparator for measurement of power. Based on a thermal principle, the instrument performs ac-dc transfer and absolute power and energy measurements in the range of currents from 0 to 5 A, voltages from 60 to 240 V, power factors from 0 to 1 and frequencies from 50 to 1000 Hz. The ac-dc transfer accuracy is better than 20 ppm at unity power factor and better than 50 ppm at 0.5 power factor.