• Journal of the Institute of Convergence Signal Processing
• /
• v.9 no.3
• /
• pp.213-218
• /
• 2008

This paper describes hardware-based high speed multimedia data reassembly processor for remote multimedia Set-Top-Box(MSTB) of interactive satellite multimedia communication system. The conventional multimedia data reassembly scheme is based on software processing of MSTB. As increasing of transmission rate for multimedia data services, the CPU load of remote MSTB is increased and reassembly performance of MSTB is limited. To provide high speed multimedia data service to end user, we proposed hardware based high speed multimedia data reassembly processor. It is implemented by using an FPGA, a PCI interface chip, and RAMs. And it is integrated in MSTB and tested. It has been confirmed to meet required all functions and processing rate up to 116Mbps.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.48 no.12
• /
• pp.45-51
• /
• 2011

This paper presents a wideband low-noise amplifier (LNA) covering 800MHz~5.8GHz for various wireless communication standards by utilizing in a 0.13um CMOS technology. Particularly, the LNA consists of two stages to improve the low-noise characteristics, that is, a cascode input stage and an output buffer with noise cancellation technique. Also, a feedback resistor is exploited to help achieve wideband impedance matching and wide bandwidth. Measure results demonstrate the bandwidth of 811MHz~5.8GHz, the maximum gain of 11.7dB within the bandwidth, the noise figure of 2.58~5.11dB. The chip occupies the area of $0.7{\times}0.9mm^2$, including pads. DC measurements reveal the power consumption of 12mW from a single 1.2V supply.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.44 no.1
• /
• pp.155-161
• /
• 2007

This paper presents the design simulation, implementation, and measurement of a miniaturized PCS / Satellite DMB dual-band stacked mompole antenna with a parasitic patch for mobile communication terminals. A stacked helix is realized by using a via hole with height of 0.4 mm and a diameter of 0.35 mm to connect upper- and lower-layer helix sections for a reduction of the dimensions of the antenna. In addition the stacked helix chip antenna is interleaved with a parasitic patch to achieve two different radiation modes. The ratio of the first frequency and the second frequency vary with the geometrical parameter of the parasitic patch. The fabricated antenna uses FR-4 substrate with a relative permittivity of 4.2. Its dimensions are $15.5{\times}7.6{\times}0.4 mm^3$. The measured impedance bandwidths (VSWR<2) are 240 and 250 MHz at the operating frequencies, respectively.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.26 no.12
• /
• pp.1108-1111
• /
• 2015

In this paper, a ${\times}49$ frequency multiplier based on a ring oscillator and a multi-push multiplier is presented. The proposed ${\times}49$ frequency multiplier consists of two ${\times}7$ frequency multipliers and these multiplier is connected by injection-locking technique. Each ${\times}7$ frequency multiplier consists of a ring oscillator with 14-phase output signal and 7-push frequency multiplier requiring 14-phase input. The proposed ${\times}49$ frequency multiplier provides 2.78~2.83 GHz output signal with 56.7~57.7 MHz input signal. This operation frequency is defined that the output power difference between the carrier and the spur is above 10 dB. The proposed chip consumes 13.93 mW.

• The Proceedings of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.11 no.1
• /
• pp.114-122
• /
• 1997

This paper describes the design and development of a smart digital load cell used forweighing installations. Sice the load cell sensor to be used is very sensitive for weight cariation, the load cell must have the temperature stability, low-drift and the high-resolution of the A/D conversion for accuracy. A new analog circuit which is controlled by one chip micro-processer has been developed to reduce the offset voltage and the drift characteristics of operational amplifiers, and has been adapted into the digital load cell. Also, a software algorithm has been developed to obtain the stable and accurate A/D conversion. This software includes a RS-485 communication program to control the digital load cell, which gives a capability of backing-up the calibration data and transferring control data. The simulation and evaluation of the designed digital load cell has been shown as having the good performance. which will give useful application to the weighing installations as a remote weighing sensor.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.8 no.7
• /
• pp.1429-1435
• /
• 2004

In this work, high performance broadband amplifier MMIC including all the matching and biasing components, and electrostatic discharge (ESD) protection circuit was developed for K/Ka band applications. Therefore, external biasing or matching components were not required for the operation of the MMIC. STO (SrTiO3) capacitors were employed to integrate the DC biasing components on the MMIC, and miniaturized LC parallel ESD protection circuit was integrated on MMIC, which increased ESD breakdown voltage from 10 to 300 V. A pre-matching technique and RC parallel circuit were used for the broadband design of the amplifier MMIC. The amplifier MMIC exhibited good RF performances and good stability in a wide frequency range. The chip size of the MMICs was $1.7{\pm}0.8$ mm2.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.14 no.12
• /
• pp.2628-2635
• /
• 2010

This paper analyzes the detection probability of FMCW (Frequency Modulated Continuous Wave) radar based on Doppler frequency and analog-digital converter bit and designs and implements signal processing part of FMCW radar. For performance evaluation, the FMCW radar system consists of a transmitted part and a received part and uses AWGN channel. The system model is verified through analysis and simulation. Frequency offset occurs in the received part caused by the mismatching between the received signal and the reference signal. In case of Doppler frequency less than about 38KHz, performance degradation of detection does not occur in FMCW radar with 75cm resolution The analog-digital converter needs at least 6 bit in order not to degrade the detection probability. And, we design and implement digital signal processing part based on DDS chip of digital transmitted signal generator for FMCW radar.

• Transactions on Electrical and Electronic Materials
• /
• v.10 no.6
• /
• pp.222-226
• /
• 2009

The objective of this study is to share multimedia contents included in existing digital devices and to solve the problems of an increase in installation fees and non-environmentally friendly interiors. This study designed a new digital signal transmitter and receiver using power line transmission and HDMI in order to solve the problems in the existing systems. The transmitter and receiver designed in this study used an AD9867BCPZ PLC chip in which the transmission came from digital signals originating in a PC, and the system architecture was configured so that the outputs signals were connected to a TV from the receiver. The experiment was implemented by adding a Video Test Generator, a USBPre external sound card, and Smaart Live 6 for analyzing the characteristics of the configured system. In the video test results, it was verified that communication was actively implemented, and the image quality showed a constant level from the measurement of the captured video. In the case of the sound, it was verified that more than 90% of the sound signals were normally transmitted and received from the examination of their phases and magnitudes. Thus, the performance of the system designed in this study was verified, which leads to the resolution of some of the problems found in current digital devices.

• Journal of Convergence for Information Technology
• /
• v.10 no.8
• /
• pp.47-52
• /
• 2020

In this study, a simulation investigation was conducted on the method of reducing switching noise and spurious emission among design methods for step-down DC-DC converter modules for automotive. A typical 4-layer converter circuit using a PMIC(Power Management Integrated Circuit) chip was presented, and the simulation results of conductive emissions at two input terminals (+, -) and the point between the input filter and the PMIC was performed in the 1.0~5.0MHz band and the 100MHz band. The results for the conducted and radiated emissions in the HF(3~30MHz) and VHF(30-300MHz) bands were presented. It showed an improvement of about 10dB over the bands by routing the output terminal placed on the 3 or 4-layer in the opposite direction to the input terminal. The result of this study is expected to be useful in the design of the DC-DC converter modules in the future because it gives a better improvement compared to the existing methods.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.18 no.5 s.120
• /
• pp.539-546
• /
• 2007

In this paper, a 3-D EM simulation methodology for on-chip spiral inductor analysis has provided and it is shown that the methodology can be adapted to the highly predictable design for CMOS VCO. LC-resonator type VCO have fabricated by using standard 0.25 um CMOS process. And the LC VCO layout case which has pattern ground shielded inductors and the other layout case which has no pattern grounded inductors were fabricated for the verification of their effects on the VCO's phase noise by reducing the Q-factor of inductors. Fabricated VCO has 3.094 GHz, -12.15 dBm output at the tuning voltage of 2.5 V, and from the simulation, Q-factor of the pattern grounded inductor has increased 8% at 3 GHz, and from the measurement results, the phase noise has reduced by 9 dB at the 3 MHz off-set frequency for the pattern grounded inductor layout case.