• Title/Summary/Keyword: Chip pattern

Search Result 311, Processing Time 0.027 seconds

Optical PCB and Packaging Technology (광 PCB 및 패키징 기술)

  • Ryu, Jin-Hwa;Kim, Dong-Min;Kim, Eung-Soo;Jeong, Myung-Yung
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.18 no.1
    • /
    • pp.7-13
    • /
    • 2011
  • According to increasing of data transfer rate, printed circuit board (PCB) is required improvement of transmission speed. Optical PCB and its packaging technology can be one of the solutions that overcome the limitations of conventional electrical PCB. The data transmission capacity will be increased 10 Tbps at 2015. To this end, studies on various OPCB technologies are being conducted. For cost-effective and high- performance OPCB, studies of optical coupling by polymer replication process are conducted. In this work, optical waveguide and optical fiber array block were sequentially fabricated by polymer pattern replication method. Using this method we successfully demonstrate low loss optical fiber coupling between optical waveguide and optical fiber arrays. And researches on flip chip bonding process and using electro-optic connectors for packaging are conducted.

BIST Design for Hazard controller in Pipeline System (Pipeline 시스템의 Hazard 검출기를 위한 BIST 설계)

  • 이한권;이현룡;장종권
    • Proceedings of the IEEK Conference
    • /
    • 2003.11b
    • /
    • pp.27-30
    • /
    • 2003
  • The recent technology developments introduce new difficulties into the test process by the increased complexity of the chip. Most widely used method for testing high complexity and embedded systems is built-in self-test(BIST). In this paper, we describe 5-stage pipeline system as circuit under testing(CUT) and proposed a BIST scheme for the hazard detection unit of the pipeline system. The proposed BIST scheme can generate sequential instruction sets by pseudo-random pattern generator that can detect all hazard issues and compare the expected hazard signals with those of the pipelined system. Although BIST schemes require additional area in the system, it proves to provide a low-cost test solution and significantly reduce the test time.

  • PDF

The Design of a Code-String Matching Processor using an EWLD Algorithm (EWLD 알고리듬을 이용한 코드열 정합 프로세서의 설계)

  • 조원경;홍성민;국일호
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.31A no.4
    • /
    • pp.127-135
    • /
    • 1994
  • In this paper we propose an EWLD(Enhanced Weighted Levenshtein Distance) algorithm to organize code-string pattern matching linear array processor based on the mappting to an one-dimensional array from a two-dimensional matching matrix, and design a processing element(PE) of the processor, N PEs are required instead of NS02T in the processor because of the mapping. Data input and output between PEs and all internal operations of each PE are performed in bit-serial fashion. The bit-serial operation consists of the computing of word distance (WD) by comparison and the selection of optimal code transformation path, and takes 22 clocks as a cycle. The layout of a PE is designed based on the double metal $1.5\mu$m CMOS rule. About 1,800 transistors consistute a processing element and 2 PEs are integrated on a 3mm$\times$3mm sized chip.

  • PDF

A Novel Multi-Quantum Well Injection Mode Diode And Its Application for the Implementation of Pulse-Mode Neural Circuits (다중 양자우물 주사형 다이오드와 펄스-모드 신경회로망 구현을 위한 그 응용)

  • Song Chung Kun
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.31A no.8
    • /
    • pp.62-71
    • /
    • 1994
  • A novel semiconductor device is proposed to be used as a processing element for the implementation of pulse-mode neural networks which consists of alternating n' GaAs quantum wells and undoped AlGaAs barriers sandwitched between n' GaAs cathode and P' GaAs anode and in simple circuit in conjunction with a parallel capacitive and resistive load the trigger circuit generates neuron-like pulse train output mimicking the function of axon hillock of biological neuron. It showed the sigmoidal relationship between the frequency of the pulse-train and the applied input DC voltage. In conjunction with MQWIMD the various neural circuits are proposed especially a neural chip monolithically integrated with photodetectors in order to perfrom the pattern recognition.

  • PDF

Design of the Novel DVB-H Antenna for the Folder-Type Mobile Handheld Terminal

  • Lee, Jung-Nam;Park, Jong-Kweon;Kim, Jin-Suk
    • Journal of electromagnetic engineering and science
    • /
    • v.8 no.1
    • /
    • pp.28-33
    • /
    • 2008
  • We have proposed a novel DVB-H(Digital Video Broadcast for Handheld) antenna for folder-type mobile handheld terminal by using a coupling element, a stub, and an L-type matching circuit. The L-type matching circuit consisting of two chip inductors is used for achieving an improved impedance matching over the DVB-H frequency band ($470{\sim}702\;MHz$). Simulated results showed the stub worked to more knot the lower and upper frequency ends of the input impedance curve. The antenna exhibits a flat gain characteristic from 2 to 2.8 dBi over the DVB-H frequency band. The radiation patterns are a stable Figure-of-eight radiation pattern in the frequency range.

The Classification System of Microarray Data Using Adaptive Simulated Annealing based on Normalization. (정규화 기반 Adaptive Simulated Annealing을 이용한 마이크로어레이 데이터 분류 시스템)

  • Park, Su-Young;Jung, Chai-Yeoung
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2006.11a
    • /
    • pp.69-72
    • /
    • 2006
  • 최근 생명 정보학 기술의 발달로 마이크로 단위의 실험조작이 가능해짐에 따라 하나의 chip상에서 전체 genome의 expression pattern을 관찰할 수 있게 되었고, 동시에 수 만개의 유전자들 간의 상호작용도 연구가능하게 되었다. 이처럼 DNA 마이크로어레이 기술은 복잡한 생물체를 이해하는 새로운 방향을 제시해주게 되었다. 따라서 이러한 기술을 통해 얻어진 대량의 유전자 정보들을 효과적으로 분석하는 방법이 시급하다. 본 논문에서는 마이크로어레이 실험에서 다양한 원인에 의해 발생하는 잡음(noise)을 줄이거나 제거하는 과정인 정규화과정을 거쳐 특징 추출방법인 SVM(Support Vector Machine) 방법을 이용하여 데이터를 2개의 클래스로 나누고, 표준화 방법들의 성능 비교를 위해 Adaptive Simulated Annealing 알고리즘으로 정확도를 평가하는 분류 시스템을 설계 구현하였다.

  • PDF

A lower bound of bit error rate of chip asynchronous Pattern codes in 2-dimensional optical CDMA system (2차원 광부호분할 다중접속 시스템에서 칩 비동기 패턴부호의 비트오류율 하한값 유도)

  • Lee, Tae-Hoon;Park, Young-Jae;Park, Jin-Bae
    • Proceedings of the KIEE Conference
    • /
    • 1999.07g
    • /
    • pp.3239-3241
    • /
    • 1999
  • Two-dimensional optical code-division multiple access is a system to transmit a two- dimensional data via parallel transmission line. The probability density function (pdf) of interference noise from other users is calculated and the pdf of asynchronous interference noise is newly calculated to present lower bounds of probability of error. The corresponding bit error rate is evaluated from this results.

  • PDF

Fabrication of Metallic Nano-filter Using UV-Imprinting Process (UV 임프린팅 공정을 이용한 금속막 필터제작)

  • Noh Cheol Yong;Lee Namseok;Lim Jiseok;Kim Seok-min;Kang Shinill
    • Proceedings of the Korean Society for Technology of Plasticity Conference
    • /
    • 2005.05a
    • /
    • pp.237-240
    • /
    • 2005
  • The demand of micro electrical mechanical system (MEMS) bio/chemical sensor is rapidly increasing. To prevent the contamination of sensing area, a filtration system is required in on-chip total analyzing MEMS bio/chemical sensor. A nano-filter was mainly applied in some application detecting submicron feature size bio/chemical products such as bacteria, fungi and so on. We suggested a simple nano-filter fabrication process based on replication process. The mother pattern was fabricated by holographic lithography and reactive ion etching process, and the replication process was carried out using polymer mold and UV-imprinting process. Finally the nano-filter is obtained after removing the replicated part of metal deposited replica. In this study, as a practical example of the suggested process, a nano-dot array was replicated to fabricate nano-filter fur bacteria sensor application.

  • PDF

Optimum Designs of 2 Segment LED Reflectors for Various Light Output Distributions on the Surface of an LED Chip (LED 칩 표면 광량 분포 변화에 따른 2단 반사컵의 최적 설계)

  • Yim, Hae-Dong;Lee, Dong-Jin;Kim, Yang Gyeom;Jeong, Jang Hee;Lee, Seung-Gol;O, Beom-Hoan
    • Korean Journal of Optics and Photonics
    • /
    • v.23 no.6
    • /
    • pp.269-273
    • /
    • 2012
  • It is important to control the beam pattern of an LED by the design of a reflector. The optimum conditions of the structure parameters for the 2 segment LED reflector are analyzed and compared as they vary depending on the various intensity distributions of light output on the LED chip surface. It is also interesting that combining various types of reflectors is possible to give several efficient beam patterns, such as the maximum intensity profile or relatively wide controllability of beam angle.

Triple-band Compact Chip Antenna Using Parasitic Meander line and Stacked Meander line for GPS/IMT2000/Wireless LAN (기생 미엔더 라인과 적층 미엔더 라인을 이용한 GPS/IMT2000/Wireless LAN 삼중대역 소형 칩 안테나)

  • Kim Ho-Yong;Lee Hong-Min
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.43 no.5 s.347
    • /
    • pp.156-161
    • /
    • 2006
  • In this paper, GPS/IMT2000/Wireless LAN compact chip antenna is designed for mobile communication system. The proposed antenna size is $10.2mm{\times}21mm{\times}1mm$. It consists of three meander lines. dual resonance frequencies is achieved by two effective current paths using two meander lines and via. also The parasitic meander line structure is added. The coupling is adjusted by arranging parasitic meander line for triple-band. The fabricated antenna achieve triple-band. The resonance frequencies are 1.672GHz, 2.092GHz, 2.504GHz. The impedance bandwidths of each resonance frequencies are 156MHz, 272MHz, 64MHz. The maximum radiation gains of fabricated antenna are 0.08dBi, 1.67dBi, -1.44dBi. The proposed antenna achieve quasi monopole radiation pattern.