• 한국전기전자재료학회논문지
• /
• 제25권9호
• /
• pp.723-726
• /
• 2012

A current intensity convertible CLD chip was fabricated using small and large FET cell configuration. Pinch-off current of 8.82 mA and 11.56 mA were obtained for small and large cell in the CLD chip, respectively. Constant current was fairly maintained until the breakdown voltage of 60 V. Measured knee voltage, $V_k$ were 3.8 V and 4.5 V for small and large cell, respectively. We configured current amplifying chip with parallel connection of each cells, by connecting 8 individual large cells in parallel network, 92.0 mA of current was obtained. The pinch-off constant current of CLD chip was varied very linearly with respect to the number of parallel connected cell.

• 한국식물학회:학술대회논문집
• /
• 한국식물학회 2002년도 춘계학술발표대회:발표눈문요지록
• /
• pp.104-104
• /
• 2002

• 전기전자학회논문지
• /
• 제21권3호
• /
• pp.272-275
• /
• 2017

최근 반도체의 집적도가 증가하고 배선 폭이 미세해짐에 따라 칩 수준의 EMI(electromagnetic interference)가 문제로 대두되고 있다. 이에 따라 칩 제조사는 칩 수준의 EMI를 측정하기 위해 TEM 셀(transverse electromagnetic cell)을 사용하고 있다. 이를 위해 측정용 PCB(printed circuit board)를 제작하여야 하지만, PCB의 배선 패턴 등이 EMI 측정에 영향을 미칠 수 있다는 점이 간과되고 있다. 본 논문에서는 PCB 설계 변수를 변화시켜가며 테스트 패턴을 제작한 다음 TEM 셀의 EMI 측정에 미치는 영향을 분석하였다. 또한 이를 바탕으로 EMI 측정에 미치는 영향을 최소화하기 위한 PCB 설계 가이드라인을 제시하였다.

• KSBB Journal
• /
• 제16권6호
• /
• pp.538-546
• /
• 2001

효모의 세포주기 관련 유전자 발현 통합 데이터를 사용하여 본 연구실에서 개발한 유전자 발현 통합 분석프로그램을 사용하여, 클러스터링 알고리즘의 성능을 비교하고 데이터내에 존재하는 클러스터 개수를 추정하기 위해 FOM 분석을 적용하였으며, 이 분석방법을 통하여 K-means, SOM, Fuzzy c-means 클러스터링 방법의 성능을 서로 비교하였다. 클러스터 개수를 추정한 다음 3가지 클러스터링 방법에 대한 클러스터링 결과 비교, 클러스터의 기능할당 및 모티프 분석을 시도하였다. 본 논문에서 제시하는 분석 방법은 DNA chip 발현 데이터의 일반적인 분석방법을 유전자 발현 패턴의 유사성을 토대로 한 클러스터링 방법에 근간을 두고 있다. 본 논문에서는 클러스터링한 후 각 클러스터의 기능할당 및 모티프 분석에 대한 일반적인 분석방법을 제시하였으며, 본 연구실에서 개발한 유전자 발현분석 통합 프로그램이 효율적으로 사용될 수 있음을 보여주고 있다.

• 센서학회지
• /
• 제13권3호
• /
• pp.188-194
• /
• 2004

With a remarkable advance in CMOS (complimentary metal-oxide-semiconductor) process technology, a variety of vision sensors with signal processing circuits for complicated functions are actively being developed. Especially, as the principles of signal processing in human retina have been revealed, a series of vision chips imitating human retina have been reported. Human retina is able to detect the edge and motion of an object effectively. The edge detection among the several functions of the retina is accomplished by the cells called photoreceptor, horizontal cell and bipolar cell. We designed a CMOS vision chip by modeling cells of the retina as hardwares involved in edge and motion detection. The designed vision chip was fabricated using $0.6{\mu}m$ CMOS process and the characteristics were measured. Having reliable output characteristics, this chip can be used at the input stage for many applications, like targe tracking system, fingerprint recognition system, human-friendly robot system and etc.

• 한국고분자학회:학술대회논문집
• /
• 한국고분자학회 2006년도 IUPAC International Symposium on Advanced Polymers for Emerging Technologies
• /
• pp.306-306
• /
• 2006

We immobilized and patterned PDA vesicles on solid substrate using micro arrayer, which have moieties to react with chemical and biological materials. Immobilized vesicle system was developed since it possesses many advantages in multiple screening, durable stability, and higher sensitivity. We applied polydiacetylene supramolecules to chemical and biological sensors for detection of ${\alpha}-cyclodextrin$ and E.coli cell selectively. This detection method could be applied as DNA chip, protein chip, and cell chip for multiple screening as well as chemical sensor by modifying the functional groups of diacetylene monomer.

• 한국정보통신학회:학술대회논문집
• /
• 한국해양정보통신학회 1999년도 춘계종합학술대회
• /
• pp.407-410
• /
• 1999

0.5$\mu\textrm{m}$ 공정에서는 사용된 Library Cell들의 지연 시간이 커 면적 증가라는 문제를 앉고 있지만, Radix-4 알고리즘의 아키텍쳐를 수용하여 극복할 수 있었다. 그러나 공정 기술의 발달로 인한 Library Cell 자체의 속도 증가에 따라 다시 Radix-2 알고리즘을 수용하여 속도와 면적에 관한 요구를 모두 충족할 수 있게 되었다.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2008년도 하계학술대회 논문집 Vol.9
• /
• pp.249-250
• /
• 2008

In this paper, we propose the single polycrystalline silicon flash EEPROM IC with a new structure which does not need the high voltage switching circuit. The design of high voltage switching circuits which are needed for the data program and erase, has been an obstacle to develop the single-poly EEPROM. Therefore, we has proposed the new cell structure which uses the low voltage switching circuits and has designed the full chip. A new single-poly EEPROM cell is designed and the full chip including the control block, the analog block, row decoder block, and the datapath block is designed. And the each block is verified by using the computer simulation. In addition, the full chip layout is performed.

• Toxicological Research
• /
• 제20권2호
• /
• pp.109-116
• /
• 2004

For the safety evaluation of adenovirus-mediated gene transfer, we investigated differential gene expressions after transfecting adenoviral vector containing p16 tumor suppressor gene (Ad5CMV-p16) into human non-small cell lung cancer cells. In the previous study, we showed adenovirus-mediated $p16^{INK4a}$ gene transfer resulted in significant inhibition of cancer cell growth. We investigated gene expression changes after transfecting Ad5CMV-p16, Ad5CMV (null type, a mock vector) into A549 cells by using cDNA chip and oligonucleotide microarray chip (1200 genes) which carries genes related with signal transduction pathways, cell cycle regulations, oncogenes and tumor suppressor genes. We found that $p16^{INK4a}$ gene transfer down regulated 5 genes (cdc2, cyclin D3, cyclin B, cyclin E, cdk2) among 26 genes involved in cell cycle regulations. Compared with serum-free medium treated cells, Ad5CMV-p16 changed 27 gene expressions, two fold or more on oligonucleotide chip. In addition, Ad5CMV-p16 did not seem to increase the tumorigenicity-related gene expression in A549 cells. Further studies will be needed to investigate the effect of Ad5CMV-p16 on normal human cells and tissues for safety evaluation.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제13권1호
• /
• pp.65-70
• /
• 2013

A 0.18-${\mu}m$ 3.3 V grounded-gate NMOS (GGNMOS) I/O cell array for timing controller (TCON) application is proposed for improving electrical overstress (EOS) robustness. The improved cell array consists of 20 GGNMOS, 4 inserted well taps, 2 end-well taps and shallow trench isolation (STI). Technology computer-aided design (TCAD) simulation results show that the inserted well taps and extended drain contact gate spacing (DCGS) is effective in preventing EOS failure, e.g. local burnout. Thermodynamic models for device simulation enable us to obtain lattice temperature distributions inside the cells. The peak value of the maximum lattice temperature in the improved GGNMOS cell array is lower than that in a conventional GGNMOS cell array. The inserted well taps also improve the uniformity of turn-on of GGNMOS cells. EOS test results show the validity of the simulation results on improvement of EOS robustness of the new GGNMOS I/O cell array.