• Journal of Pharmaceutical Investigation
• /
• v.2 no.1
• /
• pp.18-30
• /
• 1972

Renal pathways for excretion of sulfadiazine has been studied by standard clearance technique in the rabbit. 1. Large part of sulfadiazine filtered in the glomeruli is reabsorbed in the tubules, as visualized from the fact that Csd (clearance of sulfadiazine) amounts only a fraction of simultaneously measured Ccr (GFR). 2. Csd changed linearly with the rate of urine flow, whether it is increased by the duir etics or decreased by clamping u reter. 3. Csd remained unchanged until the plasma level of the Csdremained unchanged drug reached 10.0 mg%, and the amount transported in the tubules increased linearly with the increase in the load, exhibiting No maximum capacity for transport. 4. Csd was increased by 2,4-dinitrophenol which is an uncoupling agent of oxidative phosphorylation and decreased by probenecid which is on uricosuric agent. 5. During sodium bicarbonate infusion net secretion of sulfadiazine by tubules observed. All the evidences obtained in the rabbit indicated that sulfadiazine was reabsorbed by active, energy-requiring, or passive, simple diffusion, process, and secreted simultaneously by a probenecid-sensitive, active procss.

• Proceedings of the Korea Contents Association Conference
• /
• 2006.05a
• /
• pp.132-135
• /
• 2006

Recently, multimedia data service using mobile terminal has been increased according to the development of wireless network technology which can be used in an indoor or outdoor environment. However, the wireless network shares the channel and it has a high error rate because of characteristics of transmission media. Therefore, it has a lot of problems for guaranteeing QoS(Quality of Services) in various requirements. This paper suggests a CSD-WRR(Channel State Dependent-WRR) method for compensating the service rate considering the transmission deadline. Simulation results show that the suggested method outperforms the conventional WRR in the view of the deadline miss rate and fairness.

• Journal of the Institute of Electronics Engineers of Korea SP
• /
• v.41 no.5
• /
• pp.283-290
• /
• 2004

In this paper, a low-power structure for 512 tap FIR filter in MPEG audio algorithm is proposed. By using CSD(Canonic Signed Digit) form filter coefficients and maximum sharing of input signal sample, it is shown that the number of adders of proposed structure can be minimized. To minimize the number of adders, the proposed structure utilizes the 4 steps of sharing, i.e., common input sharing, linear phase symmetric filter coefficient sharing, block sharing for common input, and common sub-expression sharing. Through Verilog-HDL coding, it is shown that reduction rates in the implementation area and relative power consumption of the proposed structure are 60.3% and 93.9% respectively, comparison to those of the conventional multiplier structure.

• 한국전산유체공학회:학술대회논문집
• /
• 2011.05a
• /
• pp.343-349
• /
• 2011

A loosely coupling method is adopted to combine a computational fluid dynamics (CFD) solver and the comprehensive structural dynamics (CSD) code, CAMRAD II, in a systematic manner to correlate the airloads, vortex trajectories, blade motions, and structural loads of the HART I rotor in descending flight condition. A three-dimensional compressible Navier-Stokes solver, KFLOW, using chimera overlapped grids has been used to simulate unsteady flow phenomena over helicopter rotor blades. The number of grids used in the CFD computation is about 24 million for the isolated rotor and about 37.6 million for the rotor-fuselage configuration while keeping the background grid spacing identical as 10% blade chord length. The prediction of blade airloads is compared with the experimental data. The current method predicts reasonably well the BVI phenomena of blade airloads. The vortices generated from the fuselage have an influence on airloads in the 1st and 4th quadrants of rotor disk. It appeared that presence of the pylon cylinder resulted in complex turbulent flow field behind the hub center.

• Proceedings of the Korean Society for Noise and Vibration Engineering Conference
• /
• 2002.05a
• /
• pp.140-146
• /
• 2002

The fluid induced vibration (FIV) phenomena of a 2-D.O.F airfoil system have been investigated in low Reynolds number incompressible flow region. Unsteady flows with viscosity are computed using two-dimensional incompressible Navier-stokes code. To validate developed Navier-Stokes code, steady and unsteady flow fields around airfoil are analyzed. The present fluid/structure interaction analysis is based on the most accurate computational approach with computational fluid dynamics (CSD) and computational structural dynamics (CSD) techniques. The highly nonlinear fluid/structure interaction phenomena due to severe flow separations have been analyzed fur the low Reynolds region (R$_{N}$ =500~5000) that has a dominancy of flow viscosity. The effect of R$_{N}$ on the fluid/structure coupled vibration instability of 2-DOF airfoil system is presented and the effect of initial angle of attack on the dynamic instability are also shown.own.

• The Transactions of the Korean Institute of Electrical Engineers D
• /
• v.54 no.2
• /
• pp.124-130
• /
• 2005

In this paper, low-power design and implementation techniques for DWT(Discrete Wavelet Transform) of the JPEG2000 compression are proposed. In DWT block of the JPEG2000, linear phase 9 tap and 7 tap filters are used. For low-power implementation of those filters, processor technique for DA(Distributed Arithmetic) filter and minimization technique for number of addition in CSD(Canonic Signed Digit) filter are utilized. Proposed filter structure consists of 3 blocks. In the first CSD coefficient block, every possible 4 bit CSD coefficients are calculated and stored. In second processor block, multiplication is done by MUX and addition processor in terms of the binary values of filter coefficient. Finally, in third block, multiplied values are output and stored in flip-flop train. For comparison of the implementation area and power dissipation, proposed and conventional structures are implemented by using Verilog-HDL coding. In simulation, it is shown that 53.1% of the implementation area can be reduced comparison with those of the conventional structure.

• Journal of IKEEE
• /
• v.19 no.3
• /
• pp.342-348
• /
• 2015

High speed implementation of digital filters is required in high data rate applications such as hard-wired wide band modem and high resolution video codec. Since the critical path of the digital filter is the MAC (multiplication and accumulation) circuit, the filter coefficient with sparse non-zero bits enables high speed implementation with adders of low hardware cost. Compressive sensing has been reported to be very successful in sparse representation and sparse signal recovery. In this paper a filter design method for digital FIR filters with CSD (canonic signed digit) coefficients using compressive sensing technique is proposed. The sparse non-zero signed bits are selected in the greedy fashion while pruning the mistakenly selected digits. A few design examples show that the proposed method can be utilized for designing sparse CSD coefficient digital FIR filters approximating the desired frequency response.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.3 no.3
• /
• pp.132-138
• /
• 2003

We investigated the polarization retention characteristics of ferroelectric capacitors with $Pb(Zr,Ti)O_3$ (PZT) thin films which were fabricated by different deposition methods. In thermally-accelerated retention tests, PZT films which were prepared by a chemical solution deposition (CSD) method showed rapid decay of retained polarization charges as the thickness of the films decreased down to 100 nm, while the films which were grown by metal organic chemical vapor deposition (MOCVD) retained relatively large non-volatile charges at the corresponding thickness. We concluded that in the CSD-grown films, the thicker interfacial passive layer compared with the MOCVD-grown films had an unfavorable effect on retention behavior. We observed the existence of such interfacial layers by extrapolation of the total capacitance with thickness of the films and the capacitance of these layers was larger in MOCVD-grown films than in CSD-grown films. Due to incomplete compensation of surface polarization charges by the free charges in the metal electrodes, the interfacial field activated the space charges inside the interfacial layers and deposited them at the boundary between the ferroelectric layer and the interfacial layer. Such space charges built up an internal field inside the films, which interfered with domain wall motion, so that retention property at last became degraded. We observed less imprint which was a result of less internal field in MOCVD-grown films while large imprint was observed in CSD-grown films.

• Korean Chemical Engineering Research
• /
• v.44 no.3
• /
• pp.289-293
• /
• 2006

In the CMSMPR (continuous mixed suspension mixed product removal)system, the effect of temperature and RPM on the CSD (crystal size distribution) in the calcium carbonate process was investigated. In the steady state operation, the change of solution pH was small. At the low temperature and below 300 RPM, volume mean size change of calcium carbonate was stable and CSD was narrow. In the SEM view, calcite and aragonite was obtained.

• The Journal of Korea Institute of Information, Electronics, and Communication Technology
• /
• v.11 no.3
• /
• pp.270-276
• /
• 2018

This paper presents a low area 256-point pipelined FFT architecture, especially for IEEE 802.16a WiMAX systems. Radix-24 algorithm and single-path delay feedback (SDF) architecture are adopted in the design to reduce the complexity of twiddle factor multiplication. A new cascade canonical signed digit (CSD) complex multipliers are proposed for twiddle factor multiplication, which has lower area and less power consumption than conventional complex multipliers composed of 4 multipliers and 2 adders. Also, the proposed cascade CSD multipliers can remove look-up table for storing coefficient of twiddle factors. In hardware implementation with Cyclone 10LP FPGA, it is shown that the proposed FFT design method achieves about 62% reduction in gate count and 64% memory reduction compared with the previous schemes.