• 제목/요약/키워드: Balancing Design

검색결과 421건 처리시간 0.03초

동적 부하 분산을 위한 VML 기반 게임 시스템 설계 (Design of VML-based Game System for Dynamic Load Balancing)

  • 이정진;원동기;황호전;두길수;김법균;안동언;정성종
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2005년도 학술대회 논문집 정보 및 제어부문
    • /
    • pp.303-305
    • /
    • 2005
  • In MMORPG, gamers can engage in a variety of activities with other players from all over the world. So, this kind of games has unprecedented heavy load. There are so many kind of method to balance the load of MMORPG. But. many of them are not adaptable to dynamic load variation. In this paper, we propose a dynamic map-partition method based on VML. By use of dynamic map-partition based on VML, we can easily adapt to dynamic load variation. And by changing VML. we can manage field servers within game system.

  • PDF

필터 설계를 통한 한 바퀴 구동 로봇의 진동 제어 (Vibration Control of a Single-wheel Robot Using a Filter Design)

  • 이상덕;정슬
    • 제어로봇시스템학회논문지
    • /
    • 제21권9호
    • /
    • pp.863-868
    • /
    • 2015
  • In this paper, the vibration of a single-wheel mobile robot is minimized by designing a filter. An AHRS (Attitude and heading reference system) sensor is used for measuring the state of the robot. The measured signals are analyzed using the FFT method to investigate the fundamental vibrational frequency with respect to the flywheel's speed of the gimbal system. The IIR notch filter is then designed to suppress the vibration at the identified frequency. After simulating the performance of the designated filter using the measured sensor data through extensive experiments, the filter is actually implemented in a single-wheel mobile robot, GYROBO. Finally, the performance of the designed filter is confirmed by performing the balancing control task of the GYROBO system.

클럭주기 최소화를 위한 효율적인 연결구조 할당 알고리듬 (An efficient interconnect allocation algorithm for clock period minimzatio)

  • 김영노;이해동;황선영
    • 전자공학회논문지A
    • /
    • 제32A권6호
    • /
    • pp.91-103
    • /
    • 1995
  • This paper presents the design of a performance-driven interconnect allocation algorithm. The algorithm is based on the idea that the clock period can be minimized by balancing the load for each of the communication paths following specific hardware modules. By performing load balancing for only the communication lines on ciritical paths, the proposed algorithm generates interconnection structures with minimum delays. This approach also shows run time efficiency. Experimental results confirm the effectiveness of the algorithm by constructing the interconnection structures such that the clock period can be minimized for several benchmark circuits available from the literature.

  • PDF

다중셀에 적용된 전압안정화회로 설계 (Design of Voltage Balancing Circuit applied to Multiple Cells)

  • 황호석;남종하;장대경;최진홍;신익수
    • 전력전자학회:학술대회논문집
    • /
    • 전력전자학회 2003년도 추계학술대회 논문집
    • /
    • pp.193-196
    • /
    • 2003
  • For a power source of usual electronic devices such as PDA, smart phone, UPS and electric vehicle, the battery made of serially connected multiple cells is generally used. In this case, if there are some unbalanced among cell voltages, the total lifetime and the total capacity of the battery are limited to a lower value. To maintain a balanced condition in cells, an effective method of regulating the cell voltage in indispensable. In this paper introduced a method for battery balancing system using dissipation in the resistance.

  • PDF

이단 왕복동 공기압축기 구조에 따른 관성력 비교 (Inertia Force Comparison of 2 Stage Reciprocating Air Compressors)

  • 김영철;안국영
    • 한국유체기계학회 논문집
    • /
    • 제12권4호
    • /
    • pp.23-29
    • /
    • 2009
  • For the purpose of high outlet pressure, compactness and low vibration and noise, 2 stage reciprocating air compressors can have various cylinder arrangement: opposed, in-line, and V type. This paper presents an effective method to calculate the inertia forces and to design counter weight. This method is based on the complex representation for the orbital behavior of the compressor shaft. This method helps to find the optimal balancing rate easily to reduce the inertial force or moment. This paper shows that the residual inertia forces of the single throw shafts and the residual inertia moments of the double throw shafts remain to be imbalanced.

대형제품의 조립라인 밸런싱을 위한 Heuristic 기법 (A Heuristic Method for Assembly Line Balancing of Large-Sized Product)

  • 김여근;권선희;조명래
    • 대한산업공학회지
    • /
    • 제17권2호
    • /
    • pp.51-61
    • /
    • 1991
  • This paper presents a heuristic method for the Assembly Line Balancing(ALB) of the large-sized product. In the ALB problem of the large-sized product such as bus and truck, the assignments of the Related Task Groups(RTG), the same side tasks, and team tasks should be considered. In this paper, a new concept of the RTG and two kinds of assignment rules are proposed to resolve the above considerations. The first assignment rule allots the RTG with the constraint of the same side tasks to the station while the second allots the RTG to the station, relaxing the above constraint to increase the applicability of the method. An assignment rule for team tasks is also presented. The benefits of the method are to improve work methods, to give more job satisfaction to workers, and to allow greater flexibility in the design of assembly lines.

  • PDF

40kV 친환경 응용을 위한 반도체 기반 펄스 전원장치 (40kV Solid State Pulsed Power Supply for Environmental Applications)

  • 송승호;조현빈;박수미;이승희;진희성;류홍제
    • 전력전자학회:학술대회논문집
    • /
    • 전력전자학회 2018년도 전력전자학술대회
    • /
    • pp.45-47
    • /
    • 2018
  • This paper describes the 40kV solid state pulsed power supply for environmental applications. The output specifications of the pulsed power supply are 40kV, 300A, 3kHz, and average output power of 13kW. In order to generate a high voltage, a series stacking cell structure is used which is charged in parallel and discharged in series. Due to this structure, there is no dynamic voltage balancing problem as well as static voltage balancing problem for switches used in high voltage pulse power supplies. To verify this pulse power supply design, PSpice modeling was performed. Finally, experimental results with non-inductive resistive load and gas treatment reactor proved the reliability of the solid state pulsed power supply.

  • PDF

신경회로망을 이용한 역추균형 재어기 설계 (Design of a Pole-Balancing Controller Using Neural Networks)

  • 김유석;이장규
    • 대한전기학회논문지
    • /
    • 제40권2호
    • /
    • pp.217-223
    • /
    • 1991
  • Most common applications of neural networks to control problems are the automatic motor controls using the artificial perceptual function. These control mechanisms are similar to those of the intelligent and pattern recognition control of an adaptive method frequently performed by the animate nature. In this paper, the pole-balancing problem is selected as the control object and an actual cart-pole controller is implemented by a computer interfacing and demonstrated as motor control using the reinforcement learning rule. In the experiment, given a change of the main parameters of cart-pole dynamics, a comparison is made between the LQR scheme and neural network method. The neural network method exhibits a more effecftive control action in a real situation having a large uncertainty than the LQR scheme.

3-레벨 AFE 정류기의 캐리어 기반 중성점 제어 기법 (A carrier based neutral point balancing strategy for 3-level active-front-end rectifiers)

  • 강경필;김호성;조진태;조영훈
    • 전력전자학회:학술대회논문집
    • /
    • 전력전자학회 2017년도 전력전자학술대회
    • /
    • pp.212-213
    • /
    • 2017
  • In this paper is presented a pre-charging sequence for single-phase cascaded neutal-point-clamped(NPC) converters for capacitors voltage balancing. capacitor imbalance problem in pre-charge sequence is caused in cascaded NPC converter by its topology. the DC link voltage at each NPC converter module can be balanced by the proposed switching method. the design and performance of the proposed sequence are verified by simulation and experimental results using prototype.

  • PDF

T-type 3-레벨 PWM 컨버터의 중성점 전류 분석 (Analysis of Neutral Point Current in T-Type Three-Level PWM Converter)

  • 이귀준
    • 전력전자학회논문지
    • /
    • 제25권1호
    • /
    • pp.68-71
    • /
    • 2020
  • As a T-type three-level PWM converter has several intrinsic advantages, it has been widely studied for many applications. However, it requires an additional voltage control loop for balancing each DC link voltage. Generally, satisfying this requirement involves the use of an offset voltage to provide a neutral point current without affecting other variables, such as the total DC link voltage and three-phase input current. In this study, the theoretical relationship between the offset voltage and the neutral point current is analyzed. The results can be beneficial for effective voltage balancing controller design. The effectiveness of the analytical modeling is verified by simulation and experimental results.