• Title/Summary/Keyword: Backtracking search

Search Result 31, Processing Time 0.019 seconds

Variable Ordering Algorithms Using Problem Classifying (문제분류규칙을 이용한 변수 순서화 알고리즘)

  • Sohn, Surg-Won
    • Journal of the Korea Society of Computer and Information
    • /
    • v.16 no.4
    • /
    • pp.127-135
    • /
    • 2011
  • Efficient ordering of decision variables is one of the methods that find solutions quickly in the depth first search using backtracking. At this time, development of variables ordering algorithms considering dynamic and static properties of the problems is very important. However, to exploit optimal variable ordering algorithms appropriate to the problems. In this paper, we propose a problem classifying rule which provides problem type based on variables' properties, and use this rule to predict optimal type of variable ordering algorithms. We choose frequency allocation problem as a DS-type whose decision variables have dynamic and static properties, and estimate optimal variable ordering algorithm. We also show the usefulness of problem classifying rule by applying base station problem as a special case whose problem type is not generated from the presented rule.

Space Allocation of Export Container Yard by Constraint Satisfaction Search (제약만족탐색 기법을 이용한 수출 컨테이너 장치장 계획)

  • 손예진;류광렬;김갑환
    • Proceedings of the Korea Inteligent Information System Society Conference
    • /
    • 2002.05a
    • /
    • pp.99-105
    • /
    • 2002
  • 컨테이너 터미널의 수출 장치장은 수출될 컨테이너들이 지속적으로 반입되어 해당 선박에 선적되기까지 일시적으로 보관되는 장소이다. 장치장의 공간 활용도를 높이면서 선적 시 작업의 능률을 극대화하기 위해서는 여러 가지 제약조건과 장치 규칙에 따라 컨테이너들의 장치 위치를 결정해야 할 뿐 아니라, 소정의 기간을 대상으로 그 동안 반입 예정인 전 컨테이너들에 대한 적절한 공간할당 계획을 미리 수립해 두어야 한다. 본 논문에서는 수출 장치장 계획 문제를 제약조건만족 문제로 보고 이를 효과적으로 해결하기 위한 탐색 기법을 제시하고 있다 대규모의 탐색공간으로부터 효율적으로 해를 찾기 위해 dependency-directed backtracking 기법을 적용하였고, 탐색 중에 제약조건을 만족하는 해를 찾기 어렵다고 판단될 경우에는 일부 제약조건을 완화하여 해를 재 탐색하는 제약조건 완화 기법을 적용하였다. 실제 부산 신선대 컨테이너 터미널의 데이터를 이용한 실험 결과 만족할 만한 수준의 계획을 빠른 시간 내에 수립할 수 있음을 확인하였다

  • PDF

A Study on the Job Shop Scheduling Using CSP and SA (CSP와 SA를 이용한 Job Shop 일정계획에 관한 연구)

  • 윤종준;손정수;이화기
    • Journal of Korean Society of Industrial and Systems Engineering
    • /
    • v.23 no.61
    • /
    • pp.105-114
    • /
    • 2000
  • Job Shop Problem which consists of the m different machines and n jobs is a NP-hard problem of the combinatorial optimization. Each job consists of a chain of operations, each of which needs to be processed during an uninterrupted time period of a given length on a given machine. Each machine can process at most one operation at a time. The purpose of this paper is to develop the heuristic method to solve large scale scheduling problem using Constraint Satisfaction Problem method and Simulated Annealing. The proposed heuristic method consists of the search algorithm and optimization algorithm. The search algorithm is to find the solution in the solution space using CSP concept such as backtracking and domain reduction. The optimization algorithm is to search the optimal solution using SA. This method is applied to MT06, MT10 and MT20 Job Shop Problem, and compared with other heuristic method.

  • PDF

Terminal-pair reliability using flow augmenting path search algorithm

  • Choi, Moon-Soo;Jun, Chi-Hyuck
    • Proceedings of the Korean Operations and Management Science Society Conference
    • /
    • 1993.04a
    • /
    • pp.136-145
    • /
    • 1993
  • This paper considers a reliability problem as a special type of flow problem and presents an algorithm to evaluate the exact 2-terminal reliability of networks by using a backtracking technique. It employs a polygon-to-chain reduction in addition to series and parallel reduction techniques to reduce execution time. In comparisons, it presents a much better performance than other algorithms known to us. We also propose a methodology to apply the algorithm for approximation of the system reliability.

  • PDF

A Study on the Graph-Search Algorithm for VLSI Circuits (VLSI 회로의 그래프 탐색 알고리즘에 관한 연구)

  • 김현호;장중식;이천희
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 1999.10a
    • /
    • pp.667-669
    • /
    • 1999
  • 최근 VLSI 디자인의 비용과 복잡성은 디자인 과정에서 필수조건이다. 소자 모델링과 수치적 방법은 spice와 같은 회로 시뮬레이터를 사용하여 얻을 수 있으며 simulated annealing과 같은 기법의 기술적인 장점은 많은 부분에서 응용된다. 이러한 기법들은 다량의 메모리 제조와 소규모 연구의 프로젝트까지 거의 모든 칩 디자인에 사용된다. 따라서 본 논문에서는 VLSI 회로의 패턴 매칭에 관한 역트랙킹(backtracking) 깊이-우선 탐색을 할 수 있는 그래프 탐색 매칭 알고리즘을 제안하였다.

  • PDF

USING TABU SEARCH IN CSPS

  • Gupta, D.K.
    • Journal of applied mathematics & informatics
    • /
    • v.8 no.1
    • /
    • pp.181-197
    • /
    • 2001
  • A heuristic method TABU-CSP using Tabu Search (TS) is described for solving Constraint Satisfaction Problems (CSPs). The method is started with a complete but inconsistent solution of a binary CSP and obtained in prespecified number of iterations either a consistent solution or a near optimal solution with an acceptable number of conflicts. The repair in the solution at each iterative step is done by using two heuristics alternatively. The first heuristic is a min-conflicts heuristic that chooses a variable with the maximum number of conflicts and reassigns it the value which leads to the minimum number of conflicts. If the acceptable solution is not reached after the search continued for a certain number of iterations, the min-conflict heuristic is changed and the variable selected least number of times is chosen for repair. If an acceptable solution is not reached, the method switches back to the min-conflict heuristic and proceeds further. This allowed the method to explore a different region of search space space for the solution as well as to prevent cycling. The demonstration of the method is shown on a toy problem [9]which has no solution. The method is then tested on various randomly generated CSPs with different starting solutions. The performance of the proposed method in terms of the average number of consistency is checked and the average number of conflicts is conflicts is compared with that of the Branch and Bound(BB) method used to obtain the same solution. In almost all cases, the proposed method moves faster to the acceptable solution than BB.

Development of Building 3D Spatial Information Extracting System using HSI Color Model (HSI 컬러모델을 활용한 건물의 3차원 공간정보 추출시스템 개발)

  • Choi, Yun Woong;Yook, Wan Man;Cho, Gi Sung
    • Journal of Korean Society for Geospatial Information Science
    • /
    • v.21 no.4
    • /
    • pp.151-159
    • /
    • 2013
  • The building information should be up-to-date information and propagated rapidly for urban modeling, terrain analysis, life information, navigational system, and location-based services(LBS), hence the most recent and updated data of the building information have been required of researchers. This paper presents the developed system to extract the 3-dimension spatial information from aerial orthoimage and LiDAR data of HSI color model. In particular, this paper presents the image processing algorithm to extract the outline of specific buildings and generate the building polygon from the image using HIS color model, recursive backtracking algorithm and the search maze algorithm. Also, this paper shows the effectivity of the HIS color model in the image segmentation.

Parallel Connected Component Labeling Based on the Selective Four Directional Label Search Using CUDA

  • Soh, Young-Sung;Hong, Jung-Woo
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.16 no.3
    • /
    • pp.83-89
    • /
    • 2015
  • Connected component labeling (CCL) is a mandatory step in image segmentation where objects are extracted and uniquely labeled. CCL is a computationally expensive operation and thus is often done in parallel processing framework to reduce execution time. Various parallel CCL methods have been proposed in the literature. Among them are NSZ label equivalence (NSZ-LE) method, modified 8 directional label selection (M8DLS) method, HYBRID1 method, and HYBRID2 method. Soh et al. showed that HYBRID2 outperforms the others and is the best so far. In this paper we propose a new hybrid parallel CCL algorithm termed as HYBRID3 that combines selective four directional label search (S4DLS) with label backtracking (LB). We show that the average percentage speedup of the proposed over M8DLS is around 60% more than that of HYBRID2 over M8DLS for various kinds of images.

On the Acceleration of Redundancy Identification for VLSI Logic Optimization (VLSI 논리설계 최적화를 위한 Redundancy 조사 가속화에 관한 연구)

  • Lee, Seong-Bong;Chong, Jong-Wha
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.27 no.3
    • /
    • pp.131-136
    • /
    • 1990
  • In this paper, new methods are proposed which speed up the logical redundancy identification for the gate-level logic optimization. Redundancy indentification, as well as deterministic test pattern generation, can be viewed as a finite space search problem, of which execution time depends on the size of the search space. For the purpose of efficient search, we propose dynamic head line and mandatory assignment. Dynamic head lines are changed dynamically in the process of the redundancy identification. Mandatory assignement can avoid unnecessary assignment. They can reduce the search size efficiently. Especially they can be used even though the circuit is modified in the optimization procedure, that is different from the test pattern generation methods. Some experimental results are presented indicating that the proposed methods are faster than existing methods.

  • PDF

Real-time Graph Search for Space Exploration (공간 탐사를 위한 실시간 그래프 탐색)

  • Choi, Eun-Mi;Kim, In-Cheol
    • Journal of Intelligence and Information Systems
    • /
    • v.11 no.1
    • /
    • pp.153-167
    • /
    • 2005
  • In this paper, we consider the problem of exploring unknown environments with a mobile robot or an autonomous character agent. Traditionally, research efforts to address the space exploration problem havefocused on the graph-based space representations and the graph search algorithms. Recently EXPLORE, one of the most efficient search algorithms, has been discovered. It traverses at most min$min(mn, d^2+m)$ edges where d is the deficiency of a edges and n is the number of edges and n is the number of vertices. In this paper, we propose DFS-RTA* and DFS-PHA*, two real-time graph search algorithms for directing an autonomous agent to explore in an unknown space. These algorithms are all built upon the simple depth-first search (DFS) like EXPLORE. However, they adopt different real-time shortest path-finding methods for fast backtracking to the latest node, RTA* and PHA*, respectively. Through some experiments using Unreal Tournament, a 3D online game environment, and KGBot, an intelligent character agent, we analyze completeness and efficiency of two algorithms.

  • PDF