• Title/Summary/Keyword: BGA(Ball Grid Array) Socket

Search Result 5, Processing Time 0.021 seconds

The analysis of EDM characteristics for Cu-electrode using LIGA process (LIGA 공정을 이용한 Cu전극의 방전가공 특성 분석)

  • Lee, S.H.;Jung, T.S.;Chang, S.S.;Kim, J.H.
    • Proceedings of the Korean Society for Technology of Plasticity Conference
    • /
    • 2007.05a
    • /
    • pp.383-386
    • /
    • 2007
  • In this study, the analysis was carried out for Electrical Discharge Machining (EDM) characteristics of the Cu electrodes by LIGA process. The shape of electrodes has 324 pins for the cavity of BGA(Ball Grid Array) type test socket mold. BGA test sockets are used in the inspection process of the semi-conductor I.C chip manufacturing. In the work, the machining performance for EDM of the electrodes was analyzed on dimensional accuracy and wear rate. The dimensional accuracy was measured for dimension of the pins, pitch size between the pins and the roundness of corner edge using optical measuring machine.

  • PDF

Fabrication of Test Socket from BeCu Metal Sheet (BeCu 금속박판을 이용한 테스트 소켓 제작)

  • Kim, Bong-Hwan
    • Journal of Sensor Science and Technology
    • /
    • v.21 no.1
    • /
    • pp.34-38
    • /
    • 2012
  • We have developed a cost effective test socket for ball grid array(BGA) integrated circuit(IC) packages using BeCu metal sheet as a test probe. The BeCu furnishes the best combination of electrical conductivity and corrosion resistance. The probe of the test socket was designed with a BeCu cantilever. The cantilever was designed with a length of 450 ${\mu}m$, a width of 200 ${\mu}m$, a thickness of 10 ${\mu}m$, and a pitch of 650 ${\mu}m$ for $11{\times}11$ BGA. The fabrication of the test socket used techniques such as through-silicon-via filling, bonding silicon wafer and BeCu metal sheet with dry film resist(DFR). The test socket is applicable for BGA IC chip.

Experimental investigation of Scalability of DDR DRAM packages

  • Crisp, R.
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.17 no.4
    • /
    • pp.73-76
    • /
    • 2010
  • A two-facet approach was used to investigate the parametric performance of functional high-speed DDR3 (Double Data Rate) DRAM (Dynamic Random Access Memory) die placed in different types of BGA (Ball Grid Array) packages: wire-bonded BGA (FBGA, Fine Ball Grid Array), flip-chip (FCBGA) and lead-bonded $microBGA^{(R)}$. In the first section, packaged live DDR3 die were tested using automatic test equipment using high-resolution shmoo plots. It was found that the best timing and voltage margin was obtained using the lead-bonded microBGA, followed by the wire-bonded FBGA with the FCBGA exhibiting the worst performance of the three types tested. In particular the flip-chip packaged devices exhibited reduced operating voltage margin. In the second part of this work a test system was designed and constructed to mimic the electrical environment of the data bus in a PC's CPU-Memory subsystem that used a single DIMM (Dual In Line Memory Module) socket in point-to-point and point-to-two-point configurations. The emulation system was used to examine signal integrity for system-level operation at speeds in excess of 6 Gb/pin/sec in order to assess the frequency extensibility of the signal-carrying path of the microBGA considered for future high-speed DRAM packaging. The analyzed signal path was driven from either end of the data bus by a GaAs laser driver capable of operation beyond 10 GHz. Eye diagrams were measured using a high speed sampling oscilloscope with a pulse generator providing a pseudo-random bit sequence stimulus for the laser drivers. The memory controller was emulated using a circuit implemented on a BGA interposer employing the laser driver while the active DRAM was modeled using the same type of laser driver mounted to the DIMM module. A custom silicon loading die was designed and fabricated and placed into the microBGA packages that were attached to an instrumented DIMM module. It was found that 6.6 Gb/sec/pin operation appears feasible in both point to point and point to two point configurations when the input capacitance is limited to 2pF.

Fabrication of MEMS Test Socket for BGA IC Packages (MEMS 공정을 이용한 BGA IC 패키지용 테스트 소켓의 제작)

  • Kim, Sang-Won;Cho, Chan-Seob;Nam, Jae-Woo;Kim, Bong-Hwan;Lee, Jong-Hyun
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.11
    • /
    • pp.1-5
    • /
    • 2010
  • We developed a novel micro-electro mechanical systems (MEMS) test socket using silicon on insulator (SOI) substrate with the cantilever array structure. We designed the round shaped cantilevers with the maximum length of $350{\mu}m$, the maximum width of $200{\mu}m$ and the thickness of $10{\mu}m$ for $650{\mu}m$ pitch for 8 mm x 8 mm area and 121 balls square ball grid array (BGA) packages. The MEMS test socket was fabricated by MEMS technology using metal lift off process and deep reactive ion etching (DRIE) silicon etcher and so on. The MEMS test socket has a simple structure, low production cost, fine pitch, high pin count and rapid prototyping. We verified the performances of the MEMS test sockets such as deflection as a function of the applied force, path resistance between the cantilever and the metal pad and the contact resistance. Fabricated cantilever has 1.3 gf (gram force) at $90{\mu}m$ deflection. Total path resistance was less than $17{\Omega}$. The contact resistance was approximately from 0.7 to $0.75{\Omega}$ for all cantilevers. Therefore the test socket is suitable for BGA integrated circuit (IC) packages tests.

A Study on the Characteristics of Wire Electrical Discharge Machining of the High-Hardened Mold Steel (고경도 금형강의 와이어 방전가공특성에 관한 연구)

  • Lee, S.H.;Jung, T.S.
    • Transactions of Materials Processing
    • /
    • v.15 no.9 s.90
    • /
    • pp.648-653
    • /
    • 2006
  • In this study, the characteristics of Wire Electrical Discharge Machining(WEDM) of the high-hardened mold steel were investigated. WEDM experiments have been carried out based on parameter of wire diameter, pulse on time, pulse off time, feed rate and cycle etc. From the results, the optimized WEDM cycle of RIGOR steel has been revealed as $5{\sim}7$ times. Also, geometrical accuracy of the Core Pin is dependent on WEDM wire radius machining condition and wire chattering.