1 |
R. Kho, D. Boursin, M. Brox, P. Gregorius, H. Hoenigschmid, B. Kho, S. Kieser, D. Kehrer, M. Kuzmenka, U. Moeller, P. Petkov, M. Plan, M. Richter, I. Russell, K. Schiller, R. Schneider, K. Swaminathan, B. Weber, J. Weber, I. Bormann, F. Funfrock, M. Gjukic, W. Spirkl, H. Steffens, J. Weller and T. Hein "75 nm, 7 Gb/s/pin 1Gb GDDR5 Graphics Memory Device with Bandwidth Improvement Techniques", ISSCC Dig. Tech. Papers, Feb., 134 (2009).
|
2 |
K. Ha, L. Kim, S. Bae, K. Park, J. S. Choi, Y. Jun and K. Kim "A 6Gb/s/pin Pseudo-Differential Signaling Using Common-Mode Noise Rejection Techniques without Reference Signal for DRAM Interfaces", ISSCC Dig. Tech. Papers, Feb., 138 (2009).
|