• 제목/요약/키워드: Application-SoC

검색결과 917건 처리시간 0.029초

Efficient Parallel Scan Test Technique for Cores on AMBA-based SoC

  • Song, Jaehoon;Jung, Jihun;Kim, Dooyoung;Park, Sungju
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제14권3호
    • /
    • pp.345-355
    • /
    • 2014
  • Today's System-on-a-Chip (SoC) is designed with reusable IP cores to meet short time-to-market requirements. However, the increasing cost of testing becomes a big burden in manufacturing a highly integrated SoC. In this paper, an efficient parallel scan test technique is introduced to minimize the test application time. Multiple scan enable signals are adopted to implement scan architecture to achieve optimal test application time for the test patterns scheduled for concurrent scan test. Experimental results show that testing times are considerably reduced with little area overhead.

경호업무의 경비영역과 기계경비의 적용 방안 (A Study on Guarding Security Portion in Protecting Operation and Application of Electronic Security)

  • 정태황
    • 시큐리티연구
    • /
    • 제4호
    • /
    • pp.319-341
    • /
    • 2001
  • Most of protecting security activity is carried out by manpower partly by security equipment. The protecting security market and the area of protecting security activity is increasing in spite of change of economic and social environment situation. For more effective protecting security activity, the coordination of electronic equipment and manpower is required. So some application method is suggested throughout the thesis, which is especially focused on new approaching method. The integration of intrusion detecting system, C.C.TV system and Access control system is introduced for general application in chapter III, and some application systems are proposed for protecting security activity in chapter IV. But the security equipment is only aid for manpower, so manpower and equipment should be coordinated well.

  • PDF

자동 인장 장치에 의한 압축 분산형 앵커의 적용성 (Application of Compression dispersion Anchor Using Auto back Equipment)

  • 이송;박상국;정용은;이성원
    • 한국철도학회:학술대회논문집
    • /
    • 한국철도학회 2004년도 추계학술대회 논문집
    • /
    • pp.994-1000
    • /
    • 2004
  • It is growing the application of the removal ground anchor with tension force for earth retaining constructions in the downtown. Nowadays, we can find the compression dispersion anchor on many site. But, it is occur some probelems in behabior of anchors because of impossible to tense p.c strand uniformly with existing equipment due to different length of p.c strand. So we tried to tense each p.c strand uniformly with auto back equipment in-situ test. This study compared and analyzed in-situ test results of an existing equipment with those of auto back equipment by appling elastic theory. As a result of the test, It has been proved that differences of tension force in the existing equipment increases with increasing the number of p.c strands. This can cause the ultimate failure of the concentrated p.c strand and the shear failure of ground. So it has been proved that auto back equipment is necessary.

  • PDF

Pipelined Scheduling of Functional HW/SW Modules for Platform-Based SoC Design

  • Kim, Won-Jong;Chang, June-Young;Cho, Han-Jin
    • ETRI Journal
    • /
    • 제27권5호
    • /
    • pp.533-538
    • /
    • 2005
  • We developed a pipelined scheduling technique of functional hardware and software modules for platform-based system-on-a-chip (SoC) designs. It is based on a modified list scheduling algorithm. We used the pipelined scheduling technique for a performance analysis of an MPEG4 video encoder application. Then, we applied it for architecture exploration to achieve a better performance. In our experiments, the modified SoC platform with 6 pipelines for the 32-bit dual layer architecture shows a 118% improvement in performance compared to the given basic SoC platform with 4 pipelines for the 16-bit single-layer architecture.

  • PDF

초저전력 엣지 지능형반도체 기술 동향 (Trends in Ultra Low Power Intelligent Edge Semiconductor Technology)

  • 오광일;김성은;배영환;박성모;이재진;강성원
    • 전자통신동향분석
    • /
    • 제33권6호
    • /
    • pp.24-33
    • /
    • 2018
  • In the age of IoT, in which everything is connected to a network, there have been increases in the amount of data traffic, latency, and the risk of personal privacy breaches that conventional cloud computing technology cannot cope with. The idea of edge computing has emerged as a solution to these issues, and furthermore, the concept of ultra-low power edge intelligent semiconductors in which the IoT device itself performs intelligent decisions and processes data has been established. The key elements of this function are an intelligent semiconductor based on artificial intelligence, connectivity for the efficient connection of neurons and synapses, and a large-scale spiking neural network simulation framework for the performance prediction of a neural network. This paper covers the current trends in ultra-low power edge intelligent semiconductors including issues regarding their technology and application.

SoC 플랫폼에서 태스크 기반의 조립형 재구성이 가능한 네트워크 프로토콜 스택에 관한 연구 (A Study on Reconfigurable Network Protocol Stack using Task-based Component Design on a SoC Platform)

  • 김영만;탁성우
    • 한국멀티미디어학회논문지
    • /
    • 제12권5호
    • /
    • pp.617-632
    • /
    • 2009
  • 본 논문에서는 네트워크 포로토콜의 기능 명세를 소프트웨어 및 하드웨어 태스크로 분할한 후에 태스크 단위에서 조립형 재구성이 가능한 네트워크 프로토콜 스택의 설계 기법을 제안하였다. 또한 네트워크 기능을 사용하는 실시간 응용 서비스의 마감시한을 보장하기 위하여 개별 태스크의 마감시한을 보장함과 동시에 각 태스크 간에 교환되는 메시지의 마감시한을 보장하는 기법을 제안하였다. 제안한 기법은 네트워크 프로토콜의 기능을 태스크 단위로 분할한 후에 조립형 재구성이 가능한 소프트웨어 및 하드웨어 기반의 네트워크 프로토콜 태스크로 설게 및 구현할 수 있다. 또한 제아한 실시간 메시지 교환 기법은 마감시한 내에 메시지의 처리를 완료해야 하는 멀티미디어 응용 서비스의 실시간 속성을 만족시킬 수 있다. 본 논문에서는 TCP/IP 프로토콜을 태스크 단위로 분할하여 SoC(System-on-chip) 플랫폼에서 각각 하드웨어 및 소프트웨어 태스크로 구현한 후에 제안한 기법의 성능을 분석한 결과, 응용 서비스가 요구하는 실시간성 만족도를 제공함과 동시에 TCP/IP 프로토콜의 처리 성능도 향상되었음을 확인하였다.

  • PDF

NMEA 2000 프로토콜을 적용한 선박 전력 컨버터 모니터링 시스템에 관한 연구 (A Study of NMEA 2000 Protocol Application for Ship Electrical Power Converter Monitoring System)

  • 홍지태;박동현;유영호
    • Journal of Advanced Marine Engineering and Technology
    • /
    • 제35권2호
    • /
    • pp.288-294
    • /
    • 2011
  • 본 논문에서는 FPGA기반의 SoC보드(Xilinx Virtex-4 ML401 EVM)를 이용한 전력인버터제어시스템을 설계하였다. 선박에 전력시스템을 적용하기 위해서 선박의 최신 통신 프로토콜인 NMEA 2000 표준 프로토콜을 적용하였으며 전력 시스템의 성능을 평가하기 위한 PC기반의 모니터링 프로그램을 제작하였다. 전력 제어시스템은 FPGA기반의 임베디드 SoC보드상에서 이중프로세서(Dualprocessor)형태로 설계하였으며 이중프로세서를 적용함으로써 실시간 제어 감시가 가능하다. 이중프로세서 중 하나는 전력 제어를 위한 PWM신호생성 및 전력 회로내의 주요 전력 파라미터를 센싱 하는 제어용 프로세서로 동작하며(Control processor) 다른 프로세서는 제어프로세서의 각종 전력 센서 파라미터와 제어 파라미터들을 이중포트 램(Dual Port RAM)을 이용하여 정보를 공유하고 외부 NMEA 2000프로토콜 기반의 모니터링 장치와 네트워크 기반의 통신을 수행하는 통신용 프로세서(Communication processor)로 구성된다. 본 논문에서 제작한 전력 제어시스템은 선박내의 분산발전,송배전 및 전압 레귤레이션 시스템에 적용 될 수 있다.

System Level Architecture Evaluation and Optimization: an Industrial Case Study with AMBA3 AXI

  • Lee, Jong-Eun;Kwon, Woo-Cheol;Kim, Tae-Hun;Chung, Eui-Young;Choi, Kyu-Myung;Kong, Jeong-Taek;Eo, Soo-Kwan;Gwilt, David
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제5권4호
    • /
    • pp.229-236
    • /
    • 2005
  • This paper presents a system level architecture evaluation technique that leverages transaction level modeling but also significantly extends it to the realm of system level performance evaluation. A major issue lies with the modeling effort. To reduce the modeling effort the proposed technique develops the concept of worst case scenarios. Since the memory controller is often found to be an important component that critically affects the system performance and thus needs optimization, the paper further addresses how to evaluate and optimize the memory controllers, focusing on the test environment and the methodology. The paper also presents an industrial case study using a real state-of-the-art design. In the case study, it is reported that the proposed technique has helped successfully find the performance bottleneck and provide appropriate feedback on time.

AMBA 기반 SoC 테스트를 위한 접근 메커니즘 설계 (Design of Test Access Mechanism for AMBA based SoC)

  • 민필재;송재훈;이현빈;박성주
    • 대한전자공학회논문지SD
    • /
    • 제43권10호
    • /
    • pp.74-79
    • /
    • 2006
  • Advanced Microcontroller Bus Architecture (AMBA) 기반 System-on-Chip (SoC)에서는 기능적 테스트를 위해 ARM사의 Test Interface Controller (TIC)를 사용한다. 따라서 구조적 스캔 테스트 패턴도 TIC와 AMBA 버스를 통해 인가하면서 스캔입력과 출력을 동시에 수행할 수 없다는 단점이 있다. 본 논문에서는 ARM 코어를 사용하는 SoC 테스트를 위한 AMBA based Test Access Mechanism (ATAM)을 제안한다. 기존 TIC와의 호환성을 유지하고 스캔 입력과 출력을 동시에 할 수 있으므로 고가의 Automatic Test Equipment (ATE)를 통한 테스트 시간을 대폭 절감할 수 있다.

IR Image Processing IP Design, Implementation and Verification For SoC Design

  • Yoon, Hee-Jin
    • 한국컴퓨터정보학회논문지
    • /
    • 제23권1호
    • /
    • pp.33-39
    • /
    • 2018
  • In this paper, We studied the possibility of SoC(System On Chip) design using infrared image processing IP(Intellectual Property). And, we studied NUC(Non Uniformity Correction), BPR(Bad Pixel Recovery), and CEM(Contrast Enhancement) processing, the infrared image processing algorithm implemented by IP. We showed the logic and timing diagram implemented through the hardware block designed based on each algorithm. Each algorithm was coded as RTL(Register Transfer Level) using Verilog HDL(Hardware Description Language), ALTERA QUARTUS synthesis, and programed in FPGA(Field Programmable Gated Array). In addition, we have verified that the image data is processed at each algorithm without any problems by integrating the infrared image processing algorithm. Particularly, using the directly manufactured electronic board, Processor, SRAM, and FLASH are interconnected and tested and the verification result is presented so that the SoC type can be realized later. The infrared image processing IP proposed and verified in this study is expected to be of high value in the future SoC semiconductor fabrication. In addition, we have laid the basis for future application in the camera SoC industry.