• 전자공학회논문지
• /
• 제50권3호
• /
• pp.174-178
• /
• 2013

플라즈마 디스플레이 패널에서 기입기간 동안 공통전극에서의 벽전하를 이용하여 기입방전특성을 향상시키기 위하여 수정된 구동 파형을 제시한다. 플라즈마 디스플레이의 구동방식에 있어서 초기화 기간 후에 상판의 두 전극에는 음전하가 쌓이게 되고 하판의 기입전극에는 양전하가 쌓이게 된다. 기입기간 중의 기입방전은 주사펄스와 기입펄스가 동시에 인가될 때 발생되는데 주사전극의 음전하와 기입전극의 양전하가 주로 이용된다. 반면에 공통 전극에서는 기입기간 동안 파형인가 없이 전압만 유지하기 때문에 공통전극의 벽전하는 크게 기여하지 않는다. 본 연구에서는 기입기간 중 주사 및 기입 펄스의 인가시각에 맞춰 공통 전극에서도 펄스를 인가하여 기입방전 특성을 조사하였다. 공통 전극에서의 인가전압의 높이와 펄스의 인가시각에 따른 기입 방전특성을 조사하는 실험을 각각 진행하였으며 그 결과 최적의 전압높이와 인가시각 조건하에서 기입방전의 발생시간을 종래보다 약 200 ns 정도 단축시켰다.

• 건축역사연구
• /
• 제20권1호
• /
• pp.7-22
• /
• 2011

This paper deals with a fundamental study for '$Tonhobeondo$統戶番圖-making' of Hanseongbu(modern Seoul) before the Japanese colonial period. '$Tonhobeondo$統戶番圖-making' will be accomplished through analysis on Kwangmu-census光武戶籍 as a map of address-system in the Joseon period. It is possible to consider the urban changes of Hanseongbu(modern Seoul) because of '$Tonhobeondo$統戶番圖' reflects a urban situation from the 1897 to 1906. At present, an address-system of Korea was made by the cadastral survey in the 1914. By the way, new address-system was a completely different from traditional address-system of Joseon period. Consequently, different two address-system caused a lot of difficulties the study on the urban changes. For such a reason '$Tonhobeondo$統戶番圖-making' is very important. If '$Tonhobeondo$統戶番圖-making' would be accomplished, it will be used by a field of urban, architectural and historical science study besides.

• Journal of Information Display
• /
• 제2권1호
• /
• pp.24-33
• /
• 2001

The characteristics of the reset and the address discharges of an alternating current Plasma Display Panel (ac PDP) were studied using 2-dimensional numerical discharge cell simulation. We investigated the wall charge variations during the reset discharge adopting ramping reset pulse and the subsequent addressing discharge. The roles of the ramping reset scheme can be divided into two stages, each electrode gathers wall charges during ramping-up of the initial stage and the built-up wall charges are lost during ramping-down of the later stage. Address discharge does not only change the wall charge distributions on the address and the scan electrodes but also on the sustain electrode. The increase in the wall charges on the sustain electrode was observed with the variation of the applied voltage to the sustain electrode during the address period. The increase of the applied voltage to the sustain electrode during the address period is expected to induce the decrease of the sustain voltage during the display period.

• 대한전기학회논문지:전기물성ㆍ응용부문C
• /
• 제53권8호
• /
• pp.407-414
• /
• 2004

In this paper, a new gray scale expression method that divides the scan lines into multiple blocks is suggested. The proposed method can drive 16 sub-fields per 1 TV field in the panel with XGA ($1366{\times}768$) resolution. The on and off states of even subfields depend on the condition of odd subfields. The write address mode is used in the odd subfields, while the erase address mode is used in the even subfields. Because the ramp reset pulse is applied every 2 sub-fields, both the contrast ratio and the dynamic voltage margin are sufficiently obtained in comparison with previous AWD (Address While Display) methods. In realizing 16 subfields, shortening the scan time in the erase address period was important. The X bias voltage in the erase address period affected the minimum address voltage but did not the delay time of the address discharge. The delay time of the address discharge was affected by the address voltage and the time interval between the last sustain discharge and the scanning time. We also evaluated the dynamic false contour. New method shows an improved image quality in horizontal moving, but discontinuous lines were observed at the boundaries of each block in vertical moving

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2005년도 International Meeting on Information Displayvol.I
• /
• pp.647-650
• /
• 2005

A new driving scheme, Address and Display Period Complex Driving for Expanding Gray Scale(ACE), is proposed by mixing Address Display period Separated(ADS) and Address While Display(AWD). In this method scan lines are divided in blocks driving by AWD and scan lines in block progress sequential high speed addressing. ADS driving get accomplished in low gray level for expanding gray scale. Scan time is reduced and the number of subfields is increased by high speed addressing of ACE. That expands the gray scale and decreases the dynamic false contour. Also, that improves contrast by using ramp reset.

• 전자공학회논문지
• /
• 제52권1호
• /
• pp.135-139
• /
• 2015

플라즈마 디스플레이 패널의 각 부화면 시간동안 기입 방전의 지연시간을 각각 조사하였고 오방전이 발생하지 않는 범위내에서 추가 주사전압의 높이를 다르게 인가하여 모든 부화면 시간동안 기입방전 지연시간을 단축시키기 위한 수정된 구동방법을 제시한다. AC PDP에서 첫번째 초기화 기간 동안 주사전극에 높은 상승 경사파 전압을 인가하여 약한 플라즈마 방전이 발생하고 셀 내부에서 프라이밍 입자와 벽전하 생성을 유도한다. 생성된 벽전하는 셀 내부 벽전압이 되므로 기입기간 중 기입전압과 더해져서 기입 방전을 일으킨다. 그러나 셀 내부의 벽전하는 시간이 지나면서 점차 소멸되므로 1 TV 프레임 시간 동안 각 부화면 시간동안 기입방전은 늦게 발생한다. 첫 번째 부화면 시간에는 초기화 기간 동안 상승 경사파를 갖는 높은 전압에 의해 벽전하가 많이 남아 있으므로 첫 번째 기입 방전은 다른 부화면 시간보다 빠르게 형성된다. 한편, 두 번째부터 마지막 부화면 시간까지의 기입 방전 생성시간은 셀 내의 벽전하 소멸에 의하여 점차적으로 늦어진다. 본 연구에서는 각 부화면 시간동안 기입방전의 시간지연을 조사하였고, 부화면 시간의 기입기간 마다 추가 주사전압을 다르게 인가하여 전체 기입방전지연시간을 단축시켰다.

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2003년도 International Meeting on Information Display
• /
• pp.726-729
• /
• 2003

A new driving method is proposed to reduce the address period. The scan time of new driving method overlaps with the next scan time during the discharge lag time. Thus, without reducing the address pulse width and the scan pulse width, the new addressing method can reduce the address period. The results show that the scan time of about 100ns ${\sim}$ 300ns can be overlapped without the misfiring,.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2002년도 하계학술대회 논문집 C
• /
• pp.1830-1833
• /
• 2002

We measured 3-dimensional temporal behavior of the light emitted from AC plasma display panel(PDP) at various auxiliary voltage pulse width supplied to the address electrode in sustain period using scanned point detecting system. In the case of applying an auxiliary address voltage pulse, the light emission starts at the inner edges of the cathode so the larger discharge volume toward address electrode can be obtained compared with the normal sustain discharge. Especially, when the auxiliary voltage pulse width is the $2{\mu}s$, the maximum luminance and long emission time can be obtained.

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2005년도 International Meeting on Information Displayvol.II
• /
• pp.1258-1261
• /
• 2005

The ramp type bias voltage applied to the common electrode during a reset-period is newly proposed to lower the background luminance and to improve the address discharge characteristics in AC-PDP. The positive ramp bias voltage is applied during the ramp-up period, whereas the negative ramp bias voltage is applied during the ramp-down period. The effects of the voltage slopes in both the positive and negative ramp bias voltages on the background luminance and address voltage characteristics are examined intensively. It is observed that the optimized positive and negative ramp bias voltages applied to the common electrode during the ramp-period can lower the background luminance and also enhance the address discharge characteristics of the AC-PDP.

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2004년도 Asia Display / IMID 04
• /
• pp.503-506
• /
• 2004

In this paper, we suggest a new driving waveform for stable address discharge in AC PDP without the reduction of contrast ratio. To analyze the influence of cross-talk between discharge and non-discharge cells and verify that proposed waveform shows a stable address discharge, we measured the address discharge delay time. The proposed waveform shows the reduction of the cross-talk and concurrently the improvement of address voltage margin compared with those of selective reset waveform having one reset period in 1TV-Field..