Browse > Article
http://dx.doi.org/10.5573/ieie.2015.52.1.135

Modified Driving Method for Reducing Address Time During Subfield Time in AC PDP  

Cho, Byung-Gwon (Department of Image Science and Engineering, Pukyong National University)
Publication Information
Journal of the Institute of Electronics and Information Engineers / v.52, no.1, 2015 , pp. 135-139 More about this Journal
Abstract
The address discharge time lags are investigated in each subfield time in AC plasma display panel and a modified driving waveform is proposed to reduce the address discharge time lag by applying different additional scan voltage under no misfiring discharge production. The weak plasma discharge in AC PDP is generated by applying high positive-going ramp waveform to the scan electrode during the first reset period and that induce the production of the priming particle and wall charge. Because the wall charge becomes the wall voltage in a cell, the wall plus external address voltage produce the address discharge. However, as the wall charge in a cell is gradually disappeared as time passed, the address discharge time in the subfield time for 1 TV frame is lagged. In the first subfield time, the address discharge is faster produced than the other subfield time because the wall charge are much remained by the high positive-going ramp voltage during the reset period in the first subfield time. Meanwhile, from the second to last subfield, the address discharge production time is gradually delayed due to the dissipation of the wall charge in a cell. In this study, the address discharge time lags are measured in each subfield time and the total address discharge time lags are shortened by applying the different additional scan voltage during the address period in each the subfield time.
Keywords
Address discharge; Driving method; Address period; Subfield time; AC PDP;
Citations & Related Records
연도 인용수 순위
  • Reference
1 S. Kanagu, Y. Kanazawa, T. Shinoda, K. Yoshikawa, and T. Nanto, "A 31-in. diagonal full-color surface-discharge AC plasma display panel," Proc. of SID 92, pp. 713-716, May 1992.
2 J.-Y. Yoo, B.-K. Min, D.-J. Myoung, K. Lim, E.-H. You, and M.-H. Park, "High speed-addressing method for single-scan of AC PDP," Proc. of SID 01, pp. 798-801, 2001.
3 A. Saito, T. Maeda, M. Tone, T. Shiga, S. Mikoshiba, and G. Oversluizen, "A 121 contiguous-subfield addressing of high Xe content PDPs," Proc. of SID 04, pp. 210-213, 2004.
4 B.-G. Cho, H.-S. Tae, and S. I. Chien, "Improvement of address discharge characteristics using asymmetric variable-width scan waveform in ac plasma display panel," IEEE Trans. Electron Devices, Vol. 50, no. 2, pp. 407-412, Mar. 2004.
5 J. K. Kim, J. H. Yang, W. J. Chung, and K. W. Whang, "The addressing characteristics of an alternating current plasma display panel adopting a ramping reset pulse," IEEE Trans. Electron Devices, Vol. 48, no. 8, Aug. 2001.
6 C.-H. Park, S.-H. Lee, D.-H. Kim, W.-G. Lee, and J.-E. Heo, "Improvement of address time and its dispersion in AC plasma display panel," IEEE Trans. Electron Devices, Vol. 48, no. 12, pp. 2260-2265, Dec. 2001.   DOI   ScienceOn
7 B.-G. Cho, S. I. Lee, and H.-S. Tae, "Selective reset waveform for improving dark room contrast ratio in AC PDP," Proc. of IDW 03, pp. 933-936, Dec. 2003.
8 K. Sakita, K. Takayama, K. Awamoto, and Y. Hashimoto, "Analysis of a weak discharge of ramp-wave driving to control wall voltage and luminance in AC PDPs," Proc. of SID 00, pp. 110-113, May 2000.