• Journal of Power Electronics
• /
• 제11권5호
• /
• pp.655-661
• /
• 2011

This paper presents two topologies for single-stage single-phase double-buck type PFC converters, designed to operate at high power factor, near sinusoidal input currents and adjustable output voltage. Unlike the known buck type PFC topologies, in which the output voltage is always lower than the maximum input voltage, the proposed converters can operate at output voltages higher than the ac input peak voltage. A reduced number of switches on the main path of the current are another characteristic of the two proposed topologies. To shape the input line currents, a fast and robust controller based on a sliding mode approach is proposed. This active non-linear control strategy, applied to these converters allows high quality input currents. A Proportional Integral (PI) controller is adopted to regulate the output voltage of the converters. This external voltage controller modulates the amplitude of the sinusoidal input current references. The performances of the presented rectifiers are verified with experimental results.

• Journal of Power Electronics
• /
• 제15권4호
• /
• pp.1006-1017
• /
• 2015

This paper presents a finite control set model predictive control (FCS-MPC) strategy for the AC/DC matrix converter used in grid-connected battery energy storage system (BESS). First, to control the grid current properly, the DC current is also included in the cost function because of input and output direct coupling. The DC current reference is generated based on the dynamic relationship of the two currents, so the grid current gains improved transient state performance. Furthermore, the steady state error is reduced by adding a closed-loop. Second, a Luenberger observer is adopted to detect the AC input voltage instead of sensors, so the cost is reduced and the reliability can be enhanced. Third, a switching state pre-selection method that only needs to evaluate half of the active switching states is presented, with the advantages of shorter calculation time, no high dv/dt at the DC terminal, and less switching loss. The robustness under grid voltage distortion and parameter sensibility are discussed as well. Simulation and experimental results confirm the good performance of the proposed scheme for battery charging and discharging control.

• 조명전기설비학회논문지
• /
• 제13권3호
• /
• pp.82-92
• /
• 1999

본 논문에선 BF컨버터의 능동 PFC시스템을 구성하고, 전력변화시 입력전류를 전원 접압과 동상인 정형파로 제어하여 동시에 출력전압에 포함되는 고조파 등의 잡음을 제거하고 직류 출력 전압을 제어하기 위한 PWM-PFM제어 기법을 제시하였다. 제시간 BF 컨버터의 스위칭 신호와 입·출력 전압, 전류 그리고 함유된 고조파 역률 등을 PSpice를 이용하여 시뮬레이션하고 분석하여 고조파 성분의 감소와 효율을 개선하였다.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2001년도 추계학술대회 논문집 전기기기 및 에너지변환시스템부문
• /
• pp.258-261
• /
• 2001

High Power factor Active Filter converter is used for Inverter Air conditioner power supply to meet IEC standard. In the active filter topology for power factor, extra switch just control the input current indirectly to meet the IEC standard for reducing the cost and size. In this paper, low cost converter was suggested by simulation using extra switch which auxiliary pulse is inserted and quasi resonant soft switching topology control is adapted for panel's inverter air conditioner converter Inserting auxiliary Pulse method to the extra switch has the benefit of reducing THD by low cost input control circuit. And also quasi resonant soft switching topology can reduce switching loss. So both technical is suitable for Panel's Air conditioner.

• Journal of Power Electronics
• /
• 제13권1호
• /
• pp.20-30
• /
• 2013

This paper presents a soft switching DC/DC converter for high voltage application. The interleaved pulse-width modulation (PWM) scheme is used to reduce the ripple current at the output capacitor and the size of output inductors. Two converter cells are connected in series at the high voltage side to reduce the voltage stresses of the active switches. Thus, the voltage stress of each switch is clamped at one half of the input voltage. On the other hand, the output sides of two converter cells are connected in parallel to achieve the load current sharing and reduce the current stress of output inductors. In each converter cell, a half-bridge converter with the asymmetrical PWM scheme is adopted to control power switches and to regulate the output voltage at a desired voltage level. Based on the resonant behavior by the output capacitance of power switches and the transformer leakage inductance, active switches can be turned on at zero voltage switching (ZVS) during the transition interval. Thus, the switching losses of power MOSFETs are reduced. The current doubler rectifier is used at the secondary side to partially cancel ripple current. Therefore, the root-mean-square (rms) current at output capacitor is reduced. The proposed converter can be applied for high input voltage applications such as a three-phase 380V utility system. Finally, experiments based on a laboratory prototype with 960W (24V/40A) rated power are provided to demonstrate the performance of proposed converter.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2003년도 추계학술대회 논문집
• /
• pp.17-20
• /
• 2003

This paper presents a high frequency (HF) link current-fed inverter fur fuel cell applications. The circuit topology, operation and control method of the proposed HF link current-fed inverter are presented. The active cancellation technique of the 120Hz input harmonic current is also considered. The simulation results are provided to show the feasibility of the proposed inverter scheme.

• Journal of Electrical Engineering and Technology
• /
• 제9권2호
• /
• pp.532-540
• /
• 2014

It is necessary to measure the current of rotor for controlling the active and reactive power generated by the stator side of the doubly fed induction generator (DFIG) system. There are offset and scaling errors in the current measurement. The offset and scaling errors cause one and two times current ripples of slip frequency in the synchronous reference frame of vector control, respectively. This paper proposes a compensation method to reduce their ripples. The stator current is variable according to the wind force but the rotor current is almost constant. Therefore input of the rotor current is more useful for a compensation method. The proposed method adopts the synchronous d-axis current of the rotor as the input signal for compensation. The ripples of the measurement errors can be calculated by integrating the synchronous d-axis stator current. The calculated errors are added to the reference current of rotor as input of the current regulator, then the ripples are reduced. Experimental results show the effectiveness of the proposed method.

• Journal of Power Electronics
• /
• 제14권1호
• /
• pp.30-39
• /
• 2014

This paper studies a new three-level pulse-width modulation (PWM) resonant converter for high input voltage and high load current applications. In order to use high frequency power MOSFETs for high input voltage applications, a three-level DC converter with two clamped diodes and a flying capacitor is adopted in the proposed circuit. For high load current applications, the secondary sides of the proposed converter are connected in parallel to reduce the size of the magnetic core and copper windings and to decrease the current rating of the rectifier diodes. In order to share the load current and reduce the switch counts, three resonant converters with the same active switches are adopted in the proposed circuit. Two transformers with a series connection in the primary side and a parallel connection in the secondary side are adopted in each converter to balance the secondary side currents. To overcome the drawback of a wide range of switching frequencies in conventional series resonant converters, the duty cycle control is adopted in the proposed circuit to achieve zero current switching (ZCS) turn-off for the rectifier diodes and zero voltage switching (ZVS) turn-on for the active switches. Finally, experimental results are provided to verify the effectiveness of the proposed converter.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2002년도 전력전자학술대회 논문집
• /
• pp.746-749
• /
• 2002

This paper presents a new control method for the high frequency electronic ballast which is operated with raw rectified dc link using diode bridge. For the commercial electronic ballast, proper ac input power factor and crest factor of the lamp current are required. The most ballast, therefore, has a active or passive power factor collection (PFC) circuit. With the proposed method, it can be achieved simultaneously that grater than 0.9 of input power factor and less than 1.85 of lamp current crest factor without any PFC circuit. In this paper, the proposed ballast control scheme and the experimental results for the application to the fluorescent lamp are described.

• Journal of Power Electronics
• /
• 제15권4호
• /
• pp.1131-1138
• /
• 2015

This study presents an input-powered high-efficiency interface circuit for energy harvesting systems, and introduces a zero standby power design to reduce power consumption significantly while removing the external power supply. This interface circuit is composed of two stages. The first stage voltage doubler uses a positive feedback control loop to improve considerably the conversion speed and efficiency, and boost the output voltage. The second stage active diode adopts a common-grid operational amplifier (op-amp) to remove the influence of offset voltage in the traditional comparator, which eliminates leakage current and broadens bandwidth with low power consumption. The system supplies itself with the harvested energy, which enables it to enter the zero standby mode near the zero crossing points of the input current. Thereafter, high system efficiency and stability are achieved, which saves power consumption. The validity and feasibility of this design is verified by the simulation results based on the 65 nm CMOS process. The minimum input voltage is down to 0.3 V, the maximum voltage efficiency is 99.6% with a DC output current of 75.6 μA, the maximum power efficiency is 98.2% with a DC output current of 40.4 μA, and the maximum output power is 60.48 μW. The power loss of the entire interface circuit is only 18.65 μW, among which, the op-amp consumes only 2.65 μW.