• 전자공학회논문지
• /
• 제50권8호
• /
• pp.151-161
• /
• 2013

본 논문에서는 입력전압을 감지하지 않는 전류연속/임계동작모드 active power factor correction(PFC) circuit을 제안하였다. 기존의 입력전압을 감지하지 않는 PFC circuit의 경우 출력전류가 낮은 경 부하 조건에서 DCM 동작을 수행하고, 이에 따라 PF가 감소하는 문제가 발생한다. 제안한 PFC circuit은 70KHz의 주파수로 CCM 동작을 수행하고, 경 부하 조건에서 최대 200KHz까지 스위칭 주파수가 가변되는 CRM 동작을 수행하도록 하였다. 이를 통해 경 부하 조건에서 PF가 감소하는 문제를 해결하였다. PFC controller IC는 $0.35{\mu}m$ BCDMOS 공정을 이용하여 제작하였으며, 240W급 PFC prototype을 제작하여 실험하였다. 제안한 PFC circuit은 기존의 PFC circcuit 대비 최대 10%의 역률이 향상되었고, IEC 61000-3-2 Class D 규격에 따른 경 부하 조건에서는 최대 4% 역률이 향상되었다.

• ETRI Journal
• /
• 제26권5호
• /
• pp.509-511
• /
• 2004

This paper describes a novel current driving circuit for an active matrix organic light emitting diode (AMOLED). The proposed current driving circuit has a lower power consumption and higher chip density for the AMOLED display compared with the conventional one because all elements operate at a normal voltage and are shielded from the high voltage of the panel. The chip size and power consumption of the current driving circuit for an AMOLED can be improved by about 30 to 40% and 10 to 20%, respectively, compared with the conventional one.

• 반도체디스플레이기술학회지
• /
• 제6권2호
• /
• pp.49-52
• /
• 2007

Characteristics of an active pixel switch readout circuit were studied by SPICE simulation. A simple readout circuit consists of an operation amplifier, a diode, and a down-counter was suggested, and its successful operation was verified by showing that the differences in the detected signal intensity are accordingly converted to modulation of the voltage pulses generated by the comparator. A scheme to use these pulses to generate the original image was also put forward.

• 한국정보통신학회:학술대회논문집
• /
• 한국정보통신학회 2017년도 추계학술대회
• /
• pp.429-432
• /
• 2017

본 논문에서는 고성능 비교기를 이용한 전파정류 애너지 하베스팅 회로를 설계하였다. 설계된 회로는 크게 Negative Voltage Converter, Active Diode단으로 나뉜다. 그리고 Active Diode단에 포함된 비교기는 3-stage 형태로 구현 하였으며 Pre-amplification, Decision circuit, Output buffer단으로 나뉜다. 이 비교기는 Propagation delay를 줄이고 하베스팅 회로의 전압 및 전력 효율을 향상 시키는 것이 주된 목적이다. 제안된 회로는 Magna $0.35{\mu}m$ CMOS 공정으로 설계하였으며, 모의실험을 통해 동작을 검증하였다. 설계된 에너지 하베스팅 회로의 칩 면적은 $612{\mu}m{\times}444{\mu}m$이다.

• 전력전자학회논문지
• /
• 제19권4호
• /
• pp.297-302
• /
• 2014

In this paper, a LED driver compatible with TRIAC-dimmer applying active bleeder is proposed. If TRIAC-dimmer is connected with LED driver, flicker phenomenon occurs by TRIAC malfunction. In order to prevent this problem, a current over holding current must flow into TRIAC. Therefore, additional circuit compatible with TRIAC-dimmer is required to provide enough current. Passive bleeder has power loss in whole operation period. The proposed circuit apply a valley-fill circuit for power-factor-correction and a novel active bleeder detecting malfunction point of TRIAC. Therefore, it prevent malfunction of TRIAC-dimmer and have advantage of higher efficiency than passive bleeder. To verify the validity of proposed circuit, 13W-lighting LED driver prototype has been proposed.

• 전력전자학회논문지
• /
• 제24권3호
• /
• pp.181-190
• /
• 2019

Active power decoupling circuits have emerged to eliminate the inherent second-order ripple power in a single-phase power conversion system. This study proposes a design method to determine the optimal capacitance for active power decoupling circuits to achieve high power density. Minimum capacitance is derived by analyzing ripple power in a passive power decoupling circuit, a buck-type circuit, and a capacitor-split-type circuit. Double-frequency ripple power decoupling capabilities are also analyzed in three decoupling circuits under a 3.3 kW load condition for a battery charger application. To verify the proposed design method, the performance of the three decoupling circuits with the derived minimum capacitance is compared and analyzed through the results of MATLAB -Simulink and hardware-in-the-loop simulations.

• Journal of Advanced Marine Engineering and Technology
• /
• 제33권1호
• /
• pp.144-152
• /
• 2009

This paper propose highly miniaturized active $90^{\circ}C$ phase difference power divider and combiner for application to wireless communication system. The conventional passive $90^{\circ}C$ power divider and combiner cannot be integrated on MMIC because of their very large circuit size. Therefore, the highly miniaturized active $90^{\circ}C$ phase difference power divider and combiner are required for a development of highly integrated MMIC. In this paper, the highly miniaturized active $90^{\circ}C$ phase difference power divider and combiner employing InGaAs/GaAs HBT were designed, fabricated on GaAs substrate. According to the results, the circuit size of fabricated active $90^{\circ}C$ phase difference power divider and combiner were $1.67{\times}0.87$ mm and $2.42{\times}1.05$ mm, respectively, which were 31.6% and 2.2% of the size of conventional passive branch-line coupler. The output gain division characteristic of proposed divider circuit showed 8.4 dB and 7.9 dB respectively, and output phase difference characteristic showed $-89.3^{\circ}C$. The output gain coupling characteristic of proposed combiner circuit showed 9.4 dB and 10.5 dB respectively, and output phase difference characteristic showed $-92.6^{\circ}C$. The highly miniaturized active $90^{\circ}C$ phase difference power divider and combiner exhibited good RF performances compared with the conventional passive branch-line coupler.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2006년도 전력전자학술대회 논문집
• /
• pp.84-87
• /
• 2006

본 연구는 Current Mirror에 있어서 Active Current Bias에 관하여 기술하였다. Current mirror에서 Active Current Bias를 걸어주는 보편적인 방법은 Current Bias단에 저항을 연결하여 저항값을 조절함으로 해서 Current를 제어하는 방법을 사용한다. Reference 전류를 제어하는데 있어 새로이 제안하는 것은 Flyback Converter를 이용하여 Acitve Current Bias를 제어 하려 한다. 트랜지스터를 이용하여 Current Mirror Circuit를 구성하고 Current Bias 측에 Flyback Converter Circuit을 연결한다. Flyback Converter의 PWM의 Duty Ratio를 조절함으로 해서 전류를 제어하는 특징을 이용하여 Active Current Bias를 제어한다.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2002년도 하계학술대회 논문집 B
• /
• pp.1193-1195
• /
• 2002

This paper presents Active-clamp Class-E high frequency resonant inverter with single-stage. The proposed circuit is integrated Active-c class-E circuit to boost converter with the funct power factor correction. Boost converter is opera positive and negative half cycle respectively at frequency(60Hz), operating in Discontinuous Con Mode(DCM) of boost converter performs high p factor. By adding active-clamp circuit in Cl inverter, main switch of inverter part is operat only ZVS(Zero Voltage Switch), but also reduce switching voltage stress of main switch. Simulation result using Psim4.1 show that the p prove the validity of theoretical analysis. This proposed inverter will be able to be pract used as a power supply in various fields are ind heating applications, DC-DC converter etc.

• 반도체디스플레이기술학회지
• /
• 제17권4호
• /
• pp.56-61
• /
• 2018

In this paper, a new type of active snubber was proposed to lower the excessive rated voltage of the clamp capacitor which was a problem in the conventional circuit by applying auxiliary winding into the active snubber. A simplified equivalent circuit of the proposed snubber was derived by applying it to QR flyback converter, and the equivalent circuits for each switch state was shown under the steady-state condition. In addition, the maximum voltage of the clamp capacitor as well as the main switch was found by using the steady-state equations. In particular, it was found that the clamp capacitor voltage could be controlled by the auxiliary winding ratio. In order to verify the utility and practicality of the proposed converter with auxiliary winding type active snubber circuit, a prototype with an output voltage of 19V and a maximum load current of 6A was produced and the results were reported.