• 한국재료학회지
• /
• 제17권2호
• /
• pp.91-95
• /
• 2007

Electromigration characteristics of Sn-3.5Ag flip chip solder bump were analyzed using flip chip packages which consisted of Si chip substrate and electroplated Cu under bump metallurgy. Electromigration test temperatures and current densities peformed were $140{\sim}175^{\circ}C\;and\;6{\sim}9{\times}10^4A/cm^2$ respectively. Mean time to failure of solder bump decreased as the temperature and current density increased. The activation energy and current density exponent were found to be 1.63 eV and 4.6, respectively. The activation energy and current density exponent have very high value because of high Joule heating. Evolution of Cu-Sn intermetallic compound was also investigated with respect to current density conditions.

• 한국포장학회지
• /
• 제24권1호
• /
• pp.13-16
• /
• 2018

Powdered infant formula is susceptible to oxidation in the presence of oxygen. Even though the product is usually packaged in nitrogen atmosphere, the oxygen ingress through the package layer may occur in case of flexible pouches and affects the oxidation of the product. $O_2$ barrier of the package is thus important variable to protect the product from oxidative deterioration. $O_2$ barrier property was investigated for aluminum-laminated small pillow packs of $3.5{\times}17.5cm$. Storage temperature and combination of primary and secondary packages were evaluated as variables affecting the barrier for conditions of empty pouch flushed with nitrogen. Apparent oxygen transmission rate of the primary package exposed to air was $2.32{\times}10^{-3}mL\;(STP)\;atm^{-1}\;d^{-1}$ at $30^{\circ}C$ and its temperature dependence could be explained by activation energy of $28.5kJ\;mol^{-1}$ in Arrhenius relationship. The additional secondary package of nylon/PE film containing 20 primary packages was ineffective in modulating package $O_2$ transmission and was only marginally helpful when combined with oxygen scavenger. The same was true in suppressing the product oxidation when the primary package was filled with 14 g of the formula.

• 한국전자파학회논문지
• /
• 제23권11호
• /
• pp.1228-1238
• /
• 2012

본 논문에서는 RF 비아 구조를 이용하여 2가지 종류의 K-대역 CMOS FMCW 레이더 칩용 고주파 패키지를 설계, 제작 및 평가하였다. 패키지는 범용 PCB와 LTCC 공정을 이용하여 각각 제작되었다. 24 GHz를 기준으로 설계가 진행되었으며, 3차원 전자기 시뮬레이션을 통해 와이어 본딩과 RF 비아 구조의 임피던스 변화를 확인하였다. 비아 구조는 임피던스 부정합에 의한 손실을 억제하기 위해 $50{\Omega}$의 특성 임피던스를 가지도록 하였다. PCB 기반 패키지와 LTCC 패키지의 설계 검증을 위해 각 패키지의 RF 경로를 back-to-back 연결하여 시험용으로 제작하였고, 측정 결과 24 GHz에서 0.4 dB 이하의 우수한 삽입 손실을 얻었으며, 20~29 GHz 주파수 영역에서 0.5 dB 이하의 삽입 손실을 보였다. 반사 손실의 경우, 전체 주파수 영역에서 PCB 기반 패키지는 -13 dB 이하, LTCC 패키지는 -15 dB 이하의 특성이 측정되었고, back-to-back 연결의 리플 특성이 일반적으로 5 dB 정도의 반사 손실 열화를 초래하므로 패키지 자체의 RF 경로는 약 5 dB 정도 개선될 것으로 예측되었다.

• 대한금속재료학회지
• /
• 제46권5호
• /
• pp.310-314
• /
• 2008

Electromigration test of flip chip solder bump is performed at $140^{\circ}C$ C and $4.6{\times}10^4A/cm^2$ conditions in order to compare electromigration with thermomigration behaviors by using electroplated Sn-3.5Ag solder bump with Cu under-bump-metallurgy. As a result of measuring resistance with stressing time, failure mechanism of solder bump was evaluated to have four steps by the fail time. Discrete steps of resistance change during electromigration test are directly compared with microstructural evolution of cross-sectioned solder bump at each step. Thermal gradient in solder bump is very high and the contribution of thermomigration to atomic flux is comparable with pure electromigration effect.

• 한국항해항만학회지
• /
• 제27권2호
• /
• pp.217-221
• /
• 2003

본 논문에서는 새로운 형태의 CSP (chip site package)를 이용하여 정합소자 린 바이어스소자를 MMIC상에 완전집적한 Ku/K밴드 광대역 증폭기 MMIC에 관하여 보고한다. 새로운 형태의 CSP에 대해서는 이방성 도전필름인 ACF (anisotropic conductive film)을 이용하였으며, 그 결과 MMIC 패키지 프로세스가 간략화 되었고, CSP MMIC의 저 가격화가 실현되었다. MMIC상에 집적하기 위한 DC 바이어스 용량소자로서는 고유전율의 STO (SrTiO3) 필름 커패시터가 이용되었다. 제작된 CSP MMIC는 광대역 RF동작특성 (12-24 GHz에서 12.5$\pm$1.5 dB의 이득치, -6 dB이하의 반사계수, 18.5$\pm$1.5 dBm의 PldB) 을 보였다. 본 논문은 K 또는 Ku 밴드의 주파수대역에 있어서의 완전집적화 CSP MMIC에 관한 최초의 보고이다.

• 산업식품공학
• /
• 제14권4호
• /
• pp.354-358
• /
• 2010

The methods for determining the diffusion parameters for the diffusion of d-limonene, a major volatile compound of orange juice, through a multi-layered food packaging material and predicting its absorption into the packaging material have been investigated. The packaging material used was the 1.5-mm thick multi-layered packaging material composed of high impact polystyrene (HIPS), polyvinylidene chloride (PVDC), and low density polyethylene (LDPE). Orange juice was placed in a cell where volatiles were absorbed in the sample package and kept at $23{\pm}2^{\circ}C$ for 72 hr. The d-limonene absorbed in a 1.5-mm thick multi-layered food packaging material was analyzed by a solid phase micro-extraction (SPME). The absorption parameters for the absorption of d-limonene in the packaging material were determined and absorption of d-limonene into the packaging material was predicted using absorption storage data. The SPME desorption at $60^{\circ}C$ for 1 hr resulted in the most sensitive and reproducible results. The diffusion coefficients of d-limonene in the packaging material and the partition coefficient at $23{\pm}2^{\circ}C$ were approximately $1-2{\times}10^{12}m^2$/s and 0.03, respectively. The absorption profile no earlier than 30 hr was fit well by a model derived from the Fick's law.

• 한국위성정보통신학회논문지
• /
• 제10권1호
• /
• pp.12-16
• /
• 2015

본 논문에서는 아마추어 무선 HR(HAM Radio)을 기반으로 구축되는 새로운 무선 재난통신망인 이동단말용 위성 통신 무선패키지 시스템을 소개하고, D2D 다중 홉 기반의 재난통신망 접속에서 D2D 단말이 인접 기지국과 D2D 그룹들에 의해 간섭을 받는 간섭 시나리오를 구성하였다. 이러한 간섭 시나리오에서 D2D 단말이 재난통신시 필요한 채널용량 확보하고 재난통신망에 원활하게 접속, 통신할 수 있도록 주파수 재할당 방법을 제시하였고, 제안한 기법의 성능을 컴퓨터 시뮬레이션을 통해 기존 알고리즘 대비 시스템 Throughput 성능 개선 및 BER 성능에서 최대 1.5dB 이득이 있음을 확인하였다.

• 전자통신동향분석
• /
• 제35권2호
• /
• pp.89-103
• /
• 2020

Knowledge of the technology, characteristics, and market trends of the latest CPUs used in smartphones, computers, and supercomputers and the research trends of leading US university experts gives an edge to policy-makers, business executives, large investors, etc. To this end, we describe three topics in detail at a level that can help educate the non-majors to the extent possible. Topic 1 comprises the design and manufacture of a CPU and the technology and trends of the smartphone SoC. Topic 2 comprises the technology and trends of the x86 CPU and supercomputer, and Topic 3 involves an optical network chip that has the potential to emerge as a major semiconductor chip. We also describe three techniques and experiments that can be used to implement the optical network chip.

• 전자통신동향분석
• /
• 제35권2호
• /
• pp.120-136
• /
• 2020

Knowledge of the technology, characteristics, and market trends of the latest CPUs used in smartphones, computers, and supercomputers and the research trends of leading US university experts gives an edge to policy-makers, business executives, large investors, etc. To this end, we describe three topics in detail at a level that can help educate the non-majors to the extent possible. Topic 1 comprises the design and manufacture of a CPU and the technology and trends of the smartphone SoC. Topic 2 comprises the technology and trends of the x86 CPU and supercomputer, and Topic 3 involves an optical network chip that has the potential to emerge as a major semiconductor chip. We also describe three techniques and experiments that can be used to implement the optical network chip.

• 전자통신동향분석
• /
• 제35권2호
• /
• pp.104-119
• /
• 2020

Knowledge of the technology, characteristics, and market trends of the latest CPUs used in smartphones, computers, and supercomputers and the research trends of leading US university experts gives an edge to policy-makers, business executives, large investors, etc. To this end, we describe three topics in detail at a level that can help educate the non-majors to the extent possible. Topic 1 comprises the design and manufacture of a CPU and the technology and trends of the smartphone SoC. Topic 2 comprises the technology and trends of the x86 CPU and supercomputer, and Topic 3 involves an optical network chip that has the potential to emerge as a major semiconductor chip. We also describe three techniques and experiments that can be used to implement the optical network chip.