• Title/Summary/Keyword: 16 bit communication

Search Result 249, Processing Time 0.022 seconds

A Study On Active Clamp DC-DC Converter Using Digital Control (디지털 제어 방식의 능동 클램프형 DC-DC 컨버터에 관한 연구)

  • Won Ki-Sik;Ahn Tae-Young
    • Proceedings of the KIPE Conference
    • /
    • 2004.07b
    • /
    • pp.807-810
    • /
    • 2004
  • This is a experimental result which is reported with using 16-Bit microprocessor H8 series of Renesas company, organizing digital control which is practicable PWM embodiment, and applying switched-mode power supply. The basic topology consists of the active clamp forward DC-DC converter which is widely used for the highly efficient power supply these days. In an experiment, it incites the result to lay emphasis on the highly efficient operation of converter, and performance of digital control which is practicable PWM embodiment. And it is debated on performance of processor and condition for improving performance of part.

  • PDF

Data Hiding Based on BTC using EMD (EMD를 사용한 BTC 기반의 데이터 은닉)

  • Kim, Cheonshik
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.14 no.2
    • /
    • pp.11-16
    • /
    • 2014
  • Block truncation coding (BTC) is a recent technique used for compression of monochrome image data. The original algorithm of BTC implement to use the standard mean and the standard deviation. For data hiding, it is needed to modify bit-planes of an images. These modifications yields unacceptable quality of BTC images. Thus, we propose IODBTC (Improved Ordered dithering BTC) improving BTC. In this paper, we improve this problem. Experimental results show that the reconstructed secret messages are the same as the original secret messages, and that the proposed scheme exhibits a good BTC images compared to that of previous schemes.

A portable multichannel FES system for control of paralyzed extremities (마비된 말단근육의 제어를 위한 휴대용 다중 채널의 기능적 전기자극(FES) 장치)

  • 류영재;박봉기;김영민;임영철;김하경
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1992.10a
    • /
    • pp.90-94
    • /
    • 1992
  • A portable multichannel functional electrical stimulation(FES) system for the fine control of the paralyzed extremities in spinal cord injury patients is described. This system is composed of a stimulation data creating system, a serial communication device, a 16-bit microprocessor, D/A converter of 32 channels and a display device. Stimulation patterns are created from analytical results of integrated EMGs during motion in normal subjects and are stored in the stimulation data creating system as data files. And then the stimulation patterns are sent to the memory in the portable multichannel FES system through serial communication interfacing device. Sophisticated fine control of paralyzed extrimities was realized by transmitting multichannel stimulation patterns to percutaneous intramuscular electrodes, which stimulate the motor function of paralyzed muscle simultaneously. Advantages of this system are as follws: 1) It is possible to modify stimulation patterns in accordance with the patient's situation. 2) This system is small and light.

  • PDF

A Study On Active Clamp Power Supply Using Digital Control (디지털 제어를 이용한 스위칭 전원장치에 관한 연구)

  • Won Ki-Sik;Ahn Tae-Young
    • Proceedings of the KIEE Conference
    • /
    • summer
    • /
    • pp.1269-1271
    • /
    • 2004
  • This is a thesis experiment result which is reported with using 16-Bit microprocessor H8 series of Renesas company, organizing digital control which is practicable PWM embodiment, and applying switched-mode power supply. The basic topology consists of the active clamp forward DC-DC converter which is widely used for the highly efficient power supply these days. In an experiment, it incites the result to lay emphasis on the highly efficient operation of converter, and performance of digital control which is practicable PWM embodiment. And it is debated on performance of processor and condition for improving performance of part.

  • PDF

Space-Time Block Coding Techniques for MIMO 2×2 System using Walsh-Hadamard Codes

  • Djemamar, Younes;Ibnyaich, Saida;Zeroual, Abdelouhab
    • Journal of information and communication convergence engineering
    • /
    • v.20 no.1
    • /
    • pp.1-7
    • /
    • 2022
  • Herein, a new space-time block coding technique is proposed for a MIMO 2 × 2 multiple-input multiple output (MIMO) system to minimize the bit error rate (BER) in Rayleigh fading channels with reduced decoding complexity using ZF and MMSE linear detection techniques. The main objective is to improve the service quality of wireless communication systems and optimize the number of antennas used in base stations and terminals. The idea is to exploit the correlation product technique between both information symbols to transmit per space-time block code and their own orthogonal Walsh-Hadamard sequences to ensure orthogonality between both symbol vectors and create a full-rate orthogonal STBC code. Using 16 quadrature amplitude modulation and the quasi-static Rayleigh channel model in the MATLAB environment, the simulation results show that the proposed space-time block code performs better than the Alamouti code in terms of BER performance in the 2 × 2 MIMO system for both cases of linear decoding ZF and MMSE.

KORNET- THE LATEST PUBLIC PACKET-SWITCHED NETWORK

  • C.K.Un;Cho, D.H.
    • Proceedings of the Korean Institute of Communication Sciences Conference
    • /
    • 1986.04a
    • /
    • pp.119-124
    • /
    • 1986
  • This paper describes the development of the KORNET that may be regarded as the latest public packet-swiched computer communication network. The KORNET project included the development of the network management center (NMC), a network concentrator. For the KORNET we use the virtual circuit(VC) method, a distributed adaptive routing algorithm, and a dynamic buffer management algorithm. The NMC acts as a nerve center of the network, performing such function as network monitoring, subscriber and network management and routing management, etc. As for the NNP and NC hardware, we have implemented them with the 16-bit multitask/multiprocessor technology using MC68000 microprocessors. Softwares have been developed using C language is required for real time processing. All the network protocols we have developed comply completely with the latest CCITT recommendations including X.25, X,3 , X.28 and X.29.

  • PDF

Performance evaluation using BER/SNR of wearable fabric reconfigurable beam-steering antenna for On/Off-body communication systems (On/Off-body 통신시스템을 위한 직물소재 웨어러블 재구성 빔 스티어링 안테나의 BER/SNR 성능 검증)

  • Kang, Seonghun;Jeong, Sangsoo;Jung, Chang Won
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.16 no.7
    • /
    • pp.4842-4848
    • /
    • 2015
  • This paper presents a comparison of communication performance between the reconfigurable beam-steering antenna and the omni-directional (loop) antenna during standstill and walking motion. Both omni-directional and reconfigurable antennas were manufactured on the same fabric (${\varepsilon}_r=1.35$, $tqn{\delta}=0.02$) substrate and operated around 5 GHz band. The reconfigurable antenna was designed to steer the beam directions. To implement the beam-steering capability, the antenna used two PIN diodes. The measured peak gains were 5.9-6.6 dBi and the overall half power beam width (HPBW) was $102^{\circ}$. In order to compare the communication efficiency, both the bit error rate (BER) and the signal-to-noise ratio (SNR) were measured using a GNU Radio Companion software tool and user software radio peripheral (USRP) devices. The measurement were performed when both antennas were standstill and walking motion in an antenna chamber as well as in a smart home environment. From these results, the performances of the reconfigurable beam steering antenna outperformed that of the loop antenna. In addition, in terms of communication efficiencies, in an antenna chamber was better than in a smart home environment. In terms of movement of antennas, standstill state has better results than walking motion state.

Optimized Implementation of Block Cipher PIPO in Parallel-Way on 64-bit ARM Processors (64-bit ARM 프로세서 상에서의 블록암호 PIPO 병렬 최적 구현)

  • Eum, Si Woo;Kwon, Hyeok Dong;Kim, Hyun Jun;Jang, Kyoung Bae;Kim, Hyun Ji;Park, Jae Hoon;Song, Gyeung Ju;Sim, Min Joo;Seo, Hwa Jeong
    • KIPS Transactions on Computer and Communication Systems
    • /
    • v.10 no.8
    • /
    • pp.223-230
    • /
    • 2021
  • The lightweight block cipher PIPO announced at ICISC'20 has been effectively implemented by applying the bit slice technique. In this paper, we propose a parallel optimal implementation of PIPO for ARM processors. The proposed implementation enables parallel encryption of 8-plaintexts and 16-plaintexts. The implementation targets the A10x fusion processor. On the target processor, the existing reference PIPO code has performance of 34.6 cpb and 44.7 cpb in 64/128 and 64/256 standards. Among the proposed methods, the general implementation has a performance of 12.0 cpb and 15.6 cpb in the 8-plaintexts 64/128 and 64/256 standards, and 6.3 cpb and 8.1 cpb in the 16-plaintexts 64/128 and 64/256 standards. Compared to the existing reference code implementation, the 8-plaintexts parallel implementation for each standard has about 65.3%, 66.4%, and the 16-plaintexts parallel implementation, about 81.8%, and 82.1% better performance. The register minimum alignment implementation shows performance of 8.2 cpb and 10.2 cpb in the 8-plaintexts 64/128 and 64/256 specifications, and 3.9 cpb and 4.8 cpb in the 16-plaintexts 64/128 and 64/256 specifications. Compared to the existing reference code implementation, the 8-plaintexts parallel implementation has improved performance by about 76.3% and 77.2%, and the 16-plaintext parallel implementation is about 88.7% and 89.3% higher for each standard.

A RTL Binding Technique for CPLD constraint (CPLD 조건식을 위한 RTL 바인딩)

  • Kim, Jae-Jin;Yun, Choong-Mo
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.10 no.12
    • /
    • pp.2181-2186
    • /
    • 2006
  • In this paper, a RTL binding technique for CPLD constraint is proposed. Allocation processing selected module consider the module calculation after scheduling process for circuit by HDL. Select CPLD for constrain after allocation. A Boolean equation is partitioned for CLB by allocated modules. The proposed binding algorithm is description using optimum CLB within a CPLD. The proposed algorithm is examined by using 16 bit FIR filter. In the case that applicate the algorithm, the experiments results show reduction in used CLB.

Performance Degradation of OFDM System owing to Channel Estimation Error (채널 추정 에러로 인한 OFDM 시스템의 성능 열화)

  • 최승국
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.8 no.5
    • /
    • pp.983-987
    • /
    • 2004
  • Pilot symbol assisted modulation (PSAM) can be used for the channel estimation. However, imperfect channel estimates degrade the bit error rate (BER) performance. I derive the exact BER of 16-level quadrature amplitude modulated (16-QAM) orthogonal frequency division multiplexing (OFDM) systems with PSAM in time dispersive Rayleigh fading channels. In real system, there is 2.5 dB penalty in $\overline{\gamma_b}$for the same BER relative to ideal system with perfect channel estimation.