Browse > Article
http://dx.doi.org/10.3745/KTCCS.2021.10.8.223

Optimized Implementation of Block Cipher PIPO in Parallel-Way on 64-bit ARM Processors  

Eum, Si Woo (한성대학교 IT융합공학부)
Kwon, Hyeok Dong (한성대학교 정보컴퓨터공학과)
Kim, Hyun Jun (한성대학교 정보컴퓨터공학과)
Jang, Kyoung Bae (한성대학교 정보컴퓨터공학과)
Kim, Hyun Ji (한성대학교 IT융합공학부)
Park, Jae Hoon (한성대학교 IT융합공학부)
Song, Gyeung Ju (한성대학교 IT융합공학부)
Sim, Min Joo (한성대학교 IT융합공학부)
Seo, Hwa Jeong (한성대학교 IT융합공학부)
Publication Information
KIPS Transactions on Computer and Communication Systems / v.10, no.8, 2021 , pp. 223-230 More about this Journal
Abstract
The lightweight block cipher PIPO announced at ICISC'20 has been effectively implemented by applying the bit slice technique. In this paper, we propose a parallel optimal implementation of PIPO for ARM processors. The proposed implementation enables parallel encryption of 8-plaintexts and 16-plaintexts. The implementation targets the A10x fusion processor. On the target processor, the existing reference PIPO code has performance of 34.6 cpb and 44.7 cpb in 64/128 and 64/256 standards. Among the proposed methods, the general implementation has a performance of 12.0 cpb and 15.6 cpb in the 8-plaintexts 64/128 and 64/256 standards, and 6.3 cpb and 8.1 cpb in the 16-plaintexts 64/128 and 64/256 standards. Compared to the existing reference code implementation, the 8-plaintexts parallel implementation for each standard has about 65.3%, 66.4%, and the 16-plaintexts parallel implementation, about 81.8%, and 82.1% better performance. The register minimum alignment implementation shows performance of 8.2 cpb and 10.2 cpb in the 8-plaintexts 64/128 and 64/256 specifications, and 3.9 cpb and 4.8 cpb in the 16-plaintexts 64/128 and 64/256 specifications. Compared to the existing reference code implementation, the 8-plaintexts parallel implementation has improved performance by about 76.3% and 77.2%, and the 16-plaintext parallel implementation is about 88.7% and 89.3% higher for each standard.
Keywords
PIPO Block Cipher; 64-bit ARM Processor; Parallel Optimal Implementation;
Citations & Related Records
연도 인용수 순위
  • Reference
1 A. Heuser, S. Picek, S. Guilley, and N. Mentens, "Side-channel analysis of lightweight ciphers: Does lightweight equal easy?," Lecture Notes in Computer Science, Vol.10155, pp.91-104, 2017.
2 H. G. Kim, et al., "A new method for designing lightweight S-boxes with high differential and linear branch numbers, and its application," International Conference on Information Security and Cryptology (ICISC 2020), Seoul, Korea, pp.62, 2020.
3 H. J. Seo, Z. Liu, P. Longa, and Z. Hu, "SIDH on ARM: Faster modular multiplications for faster post-quantum supersingular isogeny key exchange," Conference on Cryptographic Hardware and Embedded Systems (CHES 2018), Amsterdam, Netherlands, pp.19, 2018.
4 J. G. Song and S. C. Seo, "Secure and fast implementation of ARX-Based block ciphers using ASIMD instructions in ARMv8 platforms," in IEEE Access, Vol.8, pp.193138-193153, 2020.   DOI
5 H. J. Seo, "High speed implementation of LEA on ARMv8," The Korea Institute of Information and Commucation Engineering, Vol.21, No.10, pp.1929-1934, 2017.
6 J. G. Song and S. C. Seo, "Efficient parallel implementation of CTR mode of ARX-Based block ciphers on ARMv8 microcontrollers," in MDPI Applied Sciences, Vol.11, No.6, pp.1-28, 2021.