• The KIPS Transactions:PartA
• /
• v.13A no.7 s.104
• /
• pp.589-598
• /
• 2006

In this paper, we describe the development and optimization of an embedded Biuetooth solution on an SoC platform for real-time audio streaming over a Bluetooth wireless link. The solution includes embedded Bluetooth protocol stack and profile simplemented on a virtual operating system for portability, and other optimization techniques to fully exploit the benefits of multimedia-oriented SoC. The optimization techniques implemented in this paper are memory access minimization by using on-chip scratch pad memory, codec library optimization with DSP and parallel memory access instruction set, and dynamic audio quality adjustment regarding current wireless link status. Experimental results show that the optimized solution presented in this paper can support high-qualify audio streaming without the support of external memory.

• Journal of the Korea Computer Graphics Society
• /
• v.17 no.2
• /
• pp.37-43
• /
• 2011

OpenVG and SVG Tiny are the most widely used 2D vector graphics technologies for outputs in the various embedded environments including smart phones. Especially, to show high refresh rates on the high resolution screens, it is necessary to effectively accelerate them. Until now, OpenVG and SVG Tiny are available as hardware implementations such as the fully-dedicated graphics chips or full software implementations. Currently available vector graphics silicon chips are relatively expensive and require high power consumption. In contrast, previous full software implementations show lower performance even with almost 100% CPU usages, which would disrupt other multi-threaded applications, In this paper, we present a cost-effective way of accelerating both of OpenVG and SVG Tiny, based on the multimedia-processing hardware, which is wide-spread on the media devices and mobile phones. Through the effective use of these multimedia processors, we successfully accelerated OpenVG and SVG Tiny at least 3.5 times to at most 30 times, even with lower power consumption and lower CPU usage.

• Journal of Korea Multimedia Society
• /
• v.13 no.1
• /
• pp.30-37
• /
• 2010

Many embedded real - lime systems have adopted processors supported with dynamic voltage scal-ing(DVS) recently. Power is one of the important metrics for Optimization in the design and operation of embedded real-time systems. We can save considerable energy by using slowdown of processor sup-ported with DVS. In this paper, we improved the previous algorithm at a point of view of time complexity to calculate task slowdown factors for an efficient energy consumption in embedded real-time systems with task synchronization. We grasped the properties of the previous algorithm having $O(n^{2})$ time complexity through mathematical analysis and s simulation. Using its properties we proposed the improved algorithms with O(nlogn) and O(n) time complexity which have the same performance as the previous algorithm has.

• Journal of Korea Multimedia Society
• /
• v.16 no.1
• /
• pp.75-86
• /
• 2013

This paper presents a technique to implement embedded systems using interrupts of the one-chip microcontroller with many peripherals based on a multiple finite state machines model. The multiple finite state machine model utilizes the structure of FSMD used for hardware design and the features of flow control by interrupts. The main finite state machine corresponds to the main program and the sub-state machines corresponds to the interrupt subroutines. Therefore, interrupts from the peripherals can be processed immediately in the sub-state machines. The request and reply variables are used to interface between the finite state machines. Additional operating system is not necessary for the context switching between the main state machine and the sub-state machine, because the flow-control caused by interrupt can be replaced with the switching. An embedded system modeled on multiple finite state machine with ASM charts can be easily implemented by the conversion of ASM charts into C-language programs. This implementation technique can be easily adopted to the hardware oriented embedded systems because of the detail description of the model and the fast response to the interrupt events in the sub-state machine.

• Journal of the Korea Society of Computer and Information
• /
• v.16 no.10
• /
• pp.11-21
• /
• 2011

This paper introduces an SIMD(Single Instruction Multiple Data) based parallel processor that efficiently processes massive data inherent in multimedia. In addition, this paper implements MMX(MultiMedia eXtension)-type instructions on the data parallel processor and evaluates and analyzes the performance of the MMX-type instructions. The reference data parallel processor consists of 16 processors each of which has a 32-bit datapath. Experimental results for a JPEG compression application with a 1280x1024 pixel image indicate that MMX-type instructions achieves a 50% performance improvement over the baseline instructions on the same data parallel architecture. In addition, MMX-type instructions achieves 100% and 51% improvements over the baseline instructions in energy efficiency and area efficiency, respectively. These results demonstrate that multimedia specific instructions including MMX-type have potentials for widely used many-core GPU(Graphics Processing Unit) and any types of parallel processors.

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.21 no.2
• /
• pp.99-105
• /
• 2007

In this paper, diskless personal multimedia player(PMP) that can access and decode the remote large multimedia data is implemented via wireless network. To implement this, WLAN based NFS protocol is used to connect PMP to the remote server and text image and movie files are decoded and played using ARM9 cored PXA255 embedded processor and Linux OS. The fuction and performance of the PMP is evaluated and verified using variuos types of contents. Linux kernel elements are configured and built in according to the hardware and software on the target board to install on the target board. The confirming result shows the required functions and performances.

• IEMEK Journal of Embedded Systems and Applications
• /
• v.2 no.1
• /
• pp.1-8
• /
• 2007

In this paper, we developed a file system architecture for portable multimedia devices. To enhance user convenience, the information about the stored files should be easily retrieved and organized. We defined NMD (Networked MetaData), which can organize the files in networked fashion by attaching user-defined attributes and relation between files. The NMD is stored in flash memory to utilize its nonvolatile property and low-power consumption, while multimedia files are stored in hard disk, an inexpensive mass storage. The experimental implementation showed that this architecture was able to save about 10% power compared to the hard disk NMD-store.

• Convergence Security Journal
• /
• v.9 no.2
• /
• pp.85-89
• /
• 2009

This study to solve these problems a search system has been designed by combining the two methods. Also the search and manage image data by handheld devices such as portable PDA or smart phone, a system has been designed application to an embedded system. Once this is used, multimedia data can be efficiently searched and utilized by handheld devices.

• IEMEK Journal of Embedded Systems and Applications
• /
• v.6 no.2
• /
• pp.100-107
• /
• 2011

As the use of mobile multimedia devices is increasing in the recent year, the needs for high-performance multimedia processors are increasing. In this regard, we propose a SIMD (Single Instruction Multiple Data) based parallel processor that supports high-performance multimedia applications with low energy consumption. The proposed parallel processor consists of 16 processing elements(PEs) and operates on a 3-stage pipelining. Experimental results for the JPEG encoding algorithm indicate that the proposed parallel processor outperforms conventional parallel processors in terms of performance and energy efficiency. In addition, the proposed parallel processor architecture was developed and verified with verilog HDL and a FPGA prototype system.

• Electronics and Telecommunications Trends
• /
• v.23 no.2 s.110
• /
• pp.98-107
• /
• 2008

2007년 12월 28일 ‘인터넷멀티미디어방송사업법(안)’이 국회 본회의를 통과함으로써 2008년 4월 18일 동법이 효력을 발휘하게 되었다. IPTV 상용화를 위한 기본 틀이 정해짐에 따라 시행령과 허가지침 등의 제정을 통해 2008년 6월경에는 본격적인 IPTV 서비스가 제공될 것으로 보인다. 미디어 규제정책이나 IPTV의 성장에 비해 시장에서 뒤늦게 출발하기는 하였지만 IPTV를 시작으로 하는 우리나라 미디어 융합 시장은 크게 발전할 것으로 전망된다. 분석결과에 따르면, 낙관적인 관점에서 볼 때 2008년부터 2012년까지 IPTV 가입자는 496만 가구, 매출액은 1조 2,876억 원, 생산유발효과는 10조 1,750억 원, 고용효과는 5만 6천 여 명이 될 것으로 보인다. 지금까지는 IPTV가 미디어 융합을 주도하였지만, 향후에는 보다 새로운 서비스가 미디어 융합을 촉진.발전시킬 것이다. 4G와 NGN 기반의 신규서비스, Web 2.0 TV 기반의 창의적인 비즈니스 모델, 임베디드 미디어 서비스 등 향후 나타나게 될 새로운 미디어 서비스의 발전을 위해 미래지향적인 미디어 정책과 규제프레임을 갖추어 나가는 것이 무엇보다 중요한 시점이 되고 있다.