• Journal of the Korean Institute of Telematics and Electronics D
• /
• v.36D no.4
• /
• pp.48-56
• /
• 1999

In this paper, we have investigated experimentally the effects of initial oxygen concentration on oxygen pileup phenomenon and the diffusion of implanted impurities. 1.2 MeV $^{11}B^{+}$ and 2.2 MeV $^{31}P^{+}$ ions were implanted into p-type (100) Si wafers with a dose of 1${\times}10^{15}$ / $\textrm{cm}^2$. Secondary ion mass spectrometry(SIMS) measurements were carried out to obtain depth distribution profiles for implanted impurities and oxygen atoms after two-step annealing of $700^{\circ}C$(20 hours)+$1000^{\circ}C$(10 hours). Residual secondary defect distribution and annealing behabiour were also studied by cross-sectional transmission electron microscopy(TEM) observations. Oxygen pileup nearly $R_p$(projected range) were observed by SIMS measurements and considerable amount of residual secondary defect layer were observed by TEM observations. It can be seen that oxygen atoms are trapped at the secondary defects by the experimental results. Enhanced diffusions of boron and phosphorus to the bulk direction were observed with the increasing of initial oxygen concentration.

• Korean Journal of Optics and Photonics
• /
• v.28 no.2
• /
• pp.75-82
• /
• 2017

We present a new type of receiver-transmitter optical system that can be adapted to the sensor head of a displacement-measuring interferometer. The interferometer is utilized to control positioning error and repetition accuracy of a wafer, down to the order of 1 nm, in a semiconductor manufacturing process. Currently, according to the tendency of scale-up of wafers, an interferometer is demanded to measure a wider range of displacement. To solve this technical problem, we suggest a new type of receiver-transmitter optical system consisting of a GRIN lens-Collimating lens-Afocal lens system, compared to conventional receiver-transmitter using a single collimating lens. By adapting this new technological optical structure, we can improve coupling efficiency up to about 100 times that of a single conventional collimating lens.

• Journal of the Microelectronics and Packaging Society
• /
• v.14 no.3
• /
• pp.29-36
• /
• 2007

The main objectives of this study are to investigate the micro-scale energy transfer mechanism for silicon wafer and to find an efficient way for fabrication of silicon wafer through-hole by using the femtosecond pulse laser ablation. In addition, the electron-phonon interactions during laser irradiation are discussed and the carrier number density and temperatures are estimated. In particular, the present study observes the shapes of silicon wafer through-hole with $100\;{\mu}m$ diameter and it also measures the heat-affected area and the ablation depths fur different laser fluences by using the optic microscope and the three-dimensional profile measurement technique. First, from numerical investigation, it is found that the nonequilibrium state exists between electrons and phonons during laser irradiation. From experimental results, it should be noted that the heat-affected area increases with laser fluence, and the optimal conditions for through-hole formation with minimum heat affected zone are finally obtained.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2014.02a
• /
• pp.236.2-236.2
• /
• 2014

세계 반도체 시장은 컴퓨터 기능이 더해진 모바일 기기의 수요가 증가함에 따라 메모리반도체의 시장규모가 최근 빠른 속도로 증가했다. 특히 모바일 기기에서 저장장치 역할을 하는 비휘발성 반도체인 NAND Flash Memory는 스마트폰 및 태블릿PC 등 휴대용 기기의 수요 증가, SSD (Solid State Drive)를 탑재한 PC의 수요 확대, 서버용 SSD시장의 활성화 등으로 연평균 18.9%의 성장을 보이고 있다. 이러한 경제적인 배경 속에서 NAND Flash 미세공정 기술의 마지막 단계로 여겨지는 1Xnm 공정이 개발되었다. 그러나 1Xnm Flash Memory의 생산은 새로운 제조설비 구축과 차세대 공정 기술의 적용으로 제조비용이 상승하는 단점이 있다. 이에 따라 제조공정기술을 미세화하지 않고 기존의 수평적 셀구조에서 수직적 셀구조로 설계 구조를 다양화하는 기술이 대두되고 있는데 이 중 Flash Memory의 대용량화와 수명 향상을 동시에 추구할 수 있는 3D NAND 기술이 주목을 받게 되면서 공정기술의 변화도 함께 대두되고 있다. 3D NAND 기술은 기존라인에서 전환하는데 드는 비용이 크지 않으며, 노광장비의 중요도가 축소되는 반면, 증착(Chemical Vapor Deposition) 및 식각공정(Etching)의 기술적 난이도와 스텝수가 증가한다. 이 중 V-NAND 3D 기술에서 사용하는 박막증착 공정의 경우 산화막과 질화막을 번갈아 증착하여 30layer 이상을 하나의 챔버 내에서 연속으로 증착한다. 다층막 증착 공정이 비정상적으로 진행되었을 경우, V-NAND Flash Memory를 제조하기 위한 후속공정에 영향을 미쳐 웨이퍼를 폐기해야 하는 손실을 초래할 수 있다. 본 연구에서는 V-NAND 다층막 증착공정 중에 다층막의 두께를 가상 계측하는 알고리즘을 개발하고자 하였다. 증착공정이 진행될수록 박막의 두께는 증가하여 커패시터 관점에서 변화가 생겨 RF 신호의 진폭과 위상의 변화가 생긴다는 점을 착안하여 증착 공정 중 PECVD 장비 RF matcher와 heater에서 RF 신호의 진폭과 위상을 실시간으로 측정하여 데이터를 수집하고, 박막의 두께와의 상관성을 분석하였다. 이 연구 결과를 토대로 V-NAND Flash memory 제조 품질향상 및 웨이퍼 손실 최소화를 실현하여 제조 시스템을 효율적으로 운영할 수 있는 효과를 기대할 수 있다.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.14 no.4
• /
• pp.1915-1920
• /
• 2013

This paper is the study for the directional solidification of the ingot through the thermal analysis simulation and structural change of casting furnace. With the results of thermal analysis simulation, the silicon as a whole has reached the melting temperature as the retention time 80 min. The best cooling conditions showed at the upper cooling temperature $1,400^{\circ}C$ and cooling time 60min. The fabricated wafers showed the superior etching result at the grain boundary than that of existing commercial wafers. The FTIR measurements of oxygen and carbon impurities were not in the critical value for solar conversion efficiency. The NAA analysis of metal impurities were also detected the total number of 18 different metals, but the concentration distribution showed no significant positional deviations in the same position from the top to the bottom.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2008.06a
• /
• pp.539-539
• /
• 2008

본 논문에서는 투명전도박막의 균일한 표면특성을 확보하기 위해 광역평탄화 공정을 적용하여 투명전도 박막의 표면 거칠기를 연구하였으며 슬러리의 종류에 따른 박막의 연마특성을 연구하였다. 본 실험에서 사용된 ITO 박막은 RF Sputtering에 의해 제작되었고 하부 기판은 석영 Glass가 사용되었다. 광역평탄화를 위한 CMP 공정은 고분자 물질계열의 패드위에 슬러리입자를 공급하고 웨이퍼 캐리어에 하중을 가하며 웨이퍼의 표면을 연마하는 방법으로 가공물을 탄성패드에 누르면서 상대 운동시켜 가공물과 친화력이 우수한 부식액으로 화학적 제거를 함과 동시에 초미립자로 기계적 제거를 하는 것이다. ITO 박막의 평탄화를 위한 공정조건은 Polisher pressure 300 g/$cm^2$, 슬러리 유속 80 ml/min, 플레이튼속도 60 rpm으로 하였다. 위의 조건에 따라 공정을 진행 후 연마특성을 측정하였으며 이때 사용된 슬러리는 산화막에 사용되는 실리카슬러리와 금속연마용 슬러리인 EPL을 사용하였다. 연마율은 실리카 슬러리가 EPL슬러리에 비해 높음을 확인 하였다. CMP 공정에 의해 평탄화를 수행 할 경우 실리카슬러리와 EPL슬러리 모두 CMP전에 비해 돌출된 힐록들이 감소되었음을 알 수 있었다. 비균일도 특성은 모든 슬러리가 양호한 특성을 나타내었다. 평탄화된 박막의 표면과 거칠기 특성은 AFM(XE-200, PSIA Company) 을 이용하여 분석을 하였다.

• Journal of the Korean Society for Nondestructive Testing
• /
• v.34 no.2
• /
• pp.171-175
• /
• 2014

In this study, we suggest a method to measure the thickness of thin films nondestructively using the dispersion characteristics of a surface acoustic wave propagating along the thin film surface. To measure the thickness of thin films, we deposited thin films with different thicknesses on a Si (100) wafer substrate by controlling the deposit time using the E-beam evaporation method. The thickness of the thin films was measured using a scanning electron microscope. Subsequently, the surface wave velocity of the thin films with different thicknesses was measured using the V(z) curve method of scanning acoustic microscopy. The correlation between the measured thickness and surface acoustic wave velocity was verified. The wave velocity of the film decreased as the film thickness increased. Therefore, thin film thickness can be determined by measuring the dispersion characteristics of the surface acoustic wave velocity.

• Journal of the Korean Crystal Growth and Crystal Technology
• /
• v.24 no.6
• /
• pp.237-241
• /
• 2014

We investigated the optimal etching conditions and properties of the surface change due to molten KOH/NaOH chemical wet etching using an AlN wafer which has been put to practical use in the present study. Results were observed using a scanning electron microscope after 5 minutes etching at $350^{\circ}C$, was found to have a surface form of the respective other Al-face, the N-face. In particular, etch-pit in the form of a hexagon, which is observed in the Al-face appeared, It was calculated at $2{\times}10^6/cm^2{\sim}10^{10}/cm^2$ dislocation density. In the case of N-face, lattice defects in the form of the hexagonal pyramids is formed. It was discovered that in order to observe the orientation of the wafer, which corresponds to the C-axis direction of the resulting hexagonal AlN which was analyzed using XRD (0002) and is a state of being oriented in the (0004) plane. The Radius of curvature of AlN wafer was 1.6~17 m measured by DC-XRD rocking curve position.

• Korean Chemical Engineering Research
• /
• v.46 no.3
• /
• pp.619-625
• /
• 2008

The effects of thermal cycling on residual stresses in both inorganic passivation/insulating layer that is deposited by plasma enhanced chemical vapor deposition (PECVD) and organic thin film that is used as a bonding adhesive are evaluated by 4 point bending method and wafer curvature method. $SiO_2/SiN_x$ and BCB (Benzocyclobutene) are used as inorganic and organic layers, respectively. A model about the effect of thermal cycling on residual stress and bond strength (Strain energy release rate), $G_c$, at the interface between inorganic thin film and organic adhesive is developed. In thermal cycling experiments conducted between $25^{\circ}C$ and either $350^{\circ}C$ or $400^{\circ}C$, $G_c$ at the interface between BCB and PECVD $ SiN_x $ decreases after the first cycle. This trend in $G_c$ agreed well with the prediction based on our model that the increase in residual tensile stress within the $SiN_x$ layer after thermal cycling leads to the decrease in $G_c$. This result is compared with that obtained for the interface between BCB and PECVD $SiO_2$, where the relaxation in residual compressive stress within the $SiO_2$ induces an increase in $G_c$. These opposite trends in $G_cs$ of the structures including either PECVD $ SiN_x $ or PECVD $SiO_2$ are caused by reactions in the hydrogen-bonded chemical structure of the PECVD layers, followed by desorption of water.

• Journal of the Microelectronics and Packaging Society
• /
• v.25 no.4
• /
• pp.53-58
• /
• 2018

Since the scaling-down of IC devices has been reached to their physical limitations, several innovative packaging technologies such as 3D packaging, embedded packaging, and fan-out wafer level packaging (FOWLP) are actively studied. In this study the fabrication of organic-inorganic dielectric material was evaluated for the use of multi-structured redistribution layers (RDL) in FOWLP. Compared to current organic dielectrics such as PI or PBO an organic-inorganic hybrid dielectric called polysilsesquioxane (PSSQ) can improve mechanical, thermal, and electrical stabilities. polysilsesquioxane has also an excellent advantage of simultaneous curing and patterning through UV exposure. The polysilsesquioxane samples were fabricated by spin-coating on 6-inch Si wafer followed by pre-baking and UV exposure. With the 10 minutes of UV exposure polysilsesquioxane was fully cured and showed $2{\mu}m$ line-pattern formation. And the dielectric constant of cured polysilsesquioxane dielectrics was ranged from 2.0 to 2.4. It has been demonstrated that polysilsesquioxane dielectric can be patterned and cured by UV exposure alone without a high temperature curing process.