1 |
Y. Jin, and X. Baraton, "Next Generation eWLB(embedded Wafer Level BGA) Packaging", Proc. 12th IEEE Electronics Packaging Technology Conference (EPTC), 520 (2010).
|
2 |
M. Brunnbauer, E. Furgut, G. Beer, and T. Meyer, "Embedded Wafer Level Ball Grid Array(eWLB)", Proc. 8th IEEE Electronic Packaging Technology Conference (EPTC), 1 (2006).
|
3 |
X. Fan, "Wafer Level Packaging(WLP): Fan-in, Fan-out and Three-Dimensional Integration", Proc. 11th IEEE Thermal, Mechanical & Multi-Physics Simulation, and Experiments in Microelectronics and Microsystems (EuroSimE), 1 (2010).
|
4 |
F. X. Che, D. Ho, M. Z. Ding, and D. Rhee, "Study on Process Induced Wafer Level Warpage of Fan-Out Wafer Level Packaging", Proc. 66th IEEE Electronic Components and Technology Conference (ECTC), 1879 (2016).
|
5 |
S. J. Martin, J. P. Godschalx, M. E. Mills, E. O. Shaffer II, and P. H. Townsend, "Development of a Low-Dielectric-Constant Polymer for the Fabrication of Integrated Circuit Interconnect", Adv. Mater., 12(23), 1769 (2000).
DOI
|
6 |
P. S. Ho, J. Leu, and W. W. Lee, "Low Dielectric Constant Materials for IC Applications", Springer Series in Advanced Microelectronics, 9, 4 (2003).
|
7 |
W. Colksen, R. D. Miller, and G. Dubois, "Low dielectric constant materials", Chem. Rev., 110(1), 56 (2010).
DOI
|
8 |
D. Shamiryan, T. Abell, F. lacopi, and K. Maex, "Low-k dielectric materials", Materials Today, 7(1), 34 (2004).
DOI
|
9 |
M. R. Baklanov, and K. Maex, "Porous low dielectric constant materials for microelectronics", Phil. Trans. R. Soc. A, 364, 201 (2006).
DOI
|
10 |
D. Gnanasekaran, K Madhavan, and B. S. R. Reddy, "Developments of polyhedral oligomeric silsesquioxanes (POSS), POSS nanocomposites and their applications: A review", J. Sci. & Ind. Res., 68, 437 (2009).
|
11 |
S. E. Kim, "Heterogeneous Device Packaging Technology for the Internet of Things Applications", J. Microelectron. Packag. Soc., 23(3), 1 (2016).
DOI
|
12 |
E. Ayandele, B. Sarkar, and P. Alexandridis, "Polyhedral Oligomeric Silsesquioxane (POSS)-Containing Polmer Nanocomposites", Nanomaterials, 2, 445 (2012).
DOI
|
13 |
H. E. Lim, "Patternable low k materials based on POSS as passivation layer in flexible display (in Korean)", in M.S. Thesis, Soongsil University, Seoul (2015).
|
14 |
J. H. Lau, "Fan-out wafer-level packaging", pp.145-194, Springer, Singapore (2018).
|
15 |
J. Azemar, and P. Garrou, "Fan-out packaging: what can explain such a great potential?", Chip Scale Review, 19(3), 5 (2015).
|