• The Journal of the Convergence on Culture Technology
• /
• v.9 no.5
• /
• pp.529-534
• /
• 2023

Although line printing technology is capable of high-speed and large area printing, residual stresses generated during the manufacturing process can deform the feedhole, causing nozzle plate crack or ink leaks. Therefore, in this paper, we propose a new thermal inkjet print head that is robust, reliable and more suitable for line-printing. The amount of deformation of the conventional line printing head measured through the experiment was converted into an equivalent load, and the validity of the load estimation method was verified through FEA analysis. In addition, in order to minimize deformation without increasing the head size, the head structure was designed to increase internal rigidity by reinforcing the unit nozzle with a pillar or support wall or by adding a support beam or dry/wet etched bridge. The FEA analysis results show that the feedhole deformation was reduced by up to 90%, and it is confirmed that the suggested print head with dry etched feedhole bridge operates normally without nozzle plate cracks and ink leakage through fabrication.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.14 no.5
• /
• pp.442-452
• /
• 1989

This Paper describes the impleentation of two's complement bit-serial FIR filter with systolic architectur. The filter coefficients are represented as sign and magnitude form and the input data is represented as two's complement form. We use systolic array to obtain high operation speed so this FIR filter sucessfully operates in real-time environment.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.17 no.7 s.110
• /
• pp.648-658
• /
• 2006

We propose a thin frequency selective surface(FSS) superstrate etched on a substrate for dual-band directivity enhancement, and present a design method of the superstrate. In the proposed new design, two FSS arrays with the same periodicity, but with different alignments are placed above and below a thin dielectric layer to overcome the problem of conventional superstrates for dual band directivity enhancements. Based on the unit-cell simulation, several important parameters that characterize the thin FSS superstrate are investigated, and the procedure for designing such a superstrate is described. We compare the resonant frequencies and the qualify factors of the unit cell with those of three FSS antenna composites with different quality factors, and identify the quality factors which support similar directivity enhancement at the dual-band directivity enhancement. It was found that there is an optimum FSS array size of a superstrate to enhance the directivity most efficiently. Measured results for a fabricated superstrate show a good agreement with the simulated ones.

• The Journal of Korea Institute of Information, Electronics, and Communication Technology
• /
• v.8 no.2
• /
• pp.107-115
• /
• 2015

In this paper, a small-area 32-bit differential paired eFuse OTP memory for power ICs is designed. In case of smaller number of rows than that of columns for the OTP memory cell array, a scheme for the cell array reducing the number of SL driver circuits requiring their larger layout areas by routing the SL (source line) lines supplying programming currents for eFuse links in the row direction instead of the column direction as well as a core circuit is proposed. In addition, to solve a failure of being blown for non-blown eFuse links by the electro-migration phenomenon, a regulated voltage of V2V ($=2V{\pm}0.2V$) is used to a RWL (read word line) driver circuit and a BL (bit line) pull-up driver circuit. The layout size of the designed 32-bit eFuse OTP memory is $228.525{\mu}m{\times}105.435{\mu}m$, which is confirmed to be 20.7% smaller than that of the counterpart using the conventional cell array routing, namely $197.485{\mu}m{\times}153.715{\mu}m$.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.15 no.11
• /
• pp.2480-2487
• /
• 2011

As sensor technology grows up in fields such as environmental hazards detecting system, ubiquitous sensor network, intelligent robot, the sensing and detecting system for sensor is increasing. The sensor data is measured by change of chemical and physical status. Because of decrepit sensor or various sensing environment, it is problem that sensor data is inaccurate result. So the reliability of sensor data is essential. In this paper, we proposes a reliable sensor signal processing platform for various sensor. To improve reliability, we use same sensors in multiple array structure. As sensor data is corrected by spatial and temporal relation signal processing algorithm for measured sensor data, reliability of sensor data can be improved. The exclusive protocol between platform components is designed in order to verify sensor data and sensor state in various environment.

• Journal of the Institute of Convergence Signal Processing
• /
• v.20 no.2
• /
• pp.99-104
• /
• 2019

Recently, modern people are increasing the incidence of various musculoskeletal diseases due to wrong posture. Prevention is possible through proper posture habit, but it is not easy to recognize posture by oneself. Various studies have been conducted to monitor persistent posture in daily life, but most studies using constrained measurement methods and high-cost measurement equipment are not suitable for daily life. In this paper, we implemented a posture discrimination system using a FSR sensor array that can induce posture correction spontaneously through sitting posture monitoring in daily life. The implemented system is designed as a cushion type so it is easy to apply to existing chair. In addition, it can identify five most common postures in everyday life, and can monitor real-time through Android-based smart-phone monitoring application. For the performance evaluation of the implemented system, each posture was measured 50 times repeatedly. As a result, 97.6% accuracy was confirmed.

• Journal of Satellite, Information and Communications
• /
• v.11 no.3
• /
• pp.80-85
• /
• 2016

In this paper, by comparatively analyzing horn type speaker and line array type speaker developed based on line sound source theory and point sound source theory, we research whether theory is adaptable or not in real. Academically, point sound source is attenuated as much as 6dB in accordance with double distance and line sound source is attenuated as much as 3dB in accordance with double distance. Line array speaker system developed based on line sound source is analyzed by theory of line sound source about occurring small sound pressure attenuation and it is propose of research that array composition of right speaker is selected in accordance with use purpose and environment. For this purpose, we analyze theory of point sound source and line sound source. we analyze parameter value by simulating designed horn type speaker and line array speaker based on theory.

• Journal of the Korean Institute of Telematics and Electronics C
• /
• v.35C no.10
• /
• pp.30-37
• /
• 1998

An analog array with a 1.2 $\mu\textrm{m}$ double poly floating gate transistor has been developed with a standard CMOS fabrication process. The programming of each cell by means of an efficient control circuit eliminates the unnecessary erasing operation which has been widely used in conventional analog memories. It is seen that the path of the signal for both the programming and the reading is almost exactly the same since just one comparator supports both operations. It helps to eliminate the effects of the amplifier input-offset voltage problem on the output voltage for the read operation. In the array, there is no pass transistor isolating a cell of interest from the adjacent cells in the array. Instead of the extra transistors, one extra bias voltage, Vmid, is employed. The experimental results from the memory shows that the resolution of the memory is equivalent to the information content of at least six digital cells. Programming/erasing of each cell is achieved with no detectable disturbance of adjacent cells. Finally, the unique shape of the injector structure in a EEPROM is adopted as a cell of analog array. It reduces the programming voltage below the transistor breakdown voltage without any special fabrication process.

• Journal of the Institute of Electronics Engineers of Korea SP
• /
• v.38 no.3
• /
• pp.282-291
• /
• 2001

In this paper, an efficient VLSI architecture of Shape Adaptive Discrete Cosine Transform(SADCT) based on systolic array is proposed. Since transform size in SADCT is varied according to the shape of object in each block, it are dropped that both usability of processing elements(PE´s) and throughput rate in time-recursive SADCT structure. To overcome these disadvantages, it is proposed that the architecture based on a systolic way structure which doesn´t need memory. In the proposed architecture, throughput rate is improved by consecutive processing of one-dimensional SADCT without memory and PE´s in the first column are connected to that in the last one for improvement of usability of PE. And input data are put into each column of PE in parallel according to the maximum data number in each rearranged block. The proposed architecture is described by VHDL. Also, its function is evaluated by MentorTM. Even though the hardware complexity is somewhat increased, the throughput rate is improved about twofold.

• Journal of the Korean Society for Nondestructive Testing
• /
• v.19 no.3
• /
• pp.207-216
• /
• 1999

A phased array is a multi-element piezoelectric device whose elements are individually excited by electric pulses at programmed delay time. One of the advantages of using phased array in nondestructive evaluation (NDE) application over conventional ultrasonic transducers is their great maneuverability of ultrasonic beam. There are some parameters such as the number and the size of the piezoelectric elements and the inter-element spacing of the elements to design phased array transducer. In this study, the characteristic of ultrasonic beam for phased array transducer due to the variation of the number of elements has been simulated for ultrasonic SH-wave on the basis of Huygen's principle. Ultrasonic beam directivity and focusing due to the change of time delay of each element were discussed due to the change of the number of piezoelectric elements. It was found that ultrasonic beam was much more spreaded and hence its sound pressure was decreased as steering angle of ultrasonic beam was increased. In addition, the ability of ultrasonic bean focusing decreased gradually with the increase of focal length at the same piezoelectric elements. However, the ability of beam focusing was improved as the number of consisting elements was increased.