• Title/Summary/Keyword: 시프트

Search Result 134, Processing Time 0.028 seconds

A Design of digital PWM controller for automotive brake solenoid valve (자동차 제동 솔레노이드 밸브용 디지털 PWM 컨트롤러 설계)

  • Kim, Dong-hyeon;Shin, Changsik;Seo, Jin-ho;Shin, Kyung-wook
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2014.05a
    • /
    • pp.152-155
    • /
    • 2014
  • This paper describes a design of digital PWM controller for automotive brake solenoid valve which is used in ABS/ESC SoC. The PWM controller which consists of 12 channels supports both direct control and PI control. Six channels in direct control mode make consistent PWM signals according to duty ratio setting, and the others in PI control mode make PWM signals with constant current depending on current setting. The PWM controller also has functions including solenoid valve open detection, Dither and PWM phase shift. The PWM controller having 44,779 gates is fabricated using a 0.18um CMOS process, and test results show that all the functions are correct.

  • PDF

Design of Modular Exponentiation Processor for RSA Cryptography (RSA 암호시스템을 위한 모듈러 지수 연산 프로세서 설계)

  • 허영준;박혜경;이건직;이원호;유기영
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.10 no.4
    • /
    • pp.3-11
    • /
    • 2000
  • In this paper, we design modular multiplication systolic array and exponentiation processor having n bits message black. This processor uses Montgomery algorithm and LR binary square and multiply algorithm. This processor consists of 3 divisions, which are control unit that controls computation sequence, 5 shift registers that save input and output values, and modular exponentiation unit. To verify the designed exponetion processor, we model and simulate it using VHDL and MAX+PLUS II. Consider a message block length of n=512, the time needed for encrypting or decrypting such a block is 59.5ms. This modular exponentiation unit is used to RSA cryptosystem.

A Study of Freshman Dropout Prediction Model Using Logistic Regression with Shift-Sigmoid Classification Function (시프트 시그모이드 분류함수를 가진 로지스틱 회귀를 이용한 신입생 중도탈락 예측모델 연구)

  • Kim Donghyung
    • Journal of Korea Society of Digital Industry and Information Management
    • /
    • v.19 no.4
    • /
    • pp.137-146
    • /
    • 2023
  • The dropout of university freshmen is a very important issue in the financial problems of universities. Moreover, the dropout rate is one of the important indicators among the external evaluation items of universities. Therefore, universities need to predict dropout students in advance and apply various dropout prevention programs targeting them. This paper proposes a method to predict such dropout students in advance. This paper is about a method for predicting dropout students. It proposes a method to select dropouts by applying logistic regression using a shift sigmoid classification function using only quantitative data from the first semester of the first year, which most universities have. It is based on logistic regression and can select the number of prediction subjects and prediction accuracy by using the shift sigmoid function as an classification function. As a result of the experiment, when the proposed algorithm was applied, the number of predicted dropout subjects varied from 100% to 20% compared to the actual number of dropout subjects, and it was found to have a prediction accuracy of 75% to 98%.

High Throughput Parallel Design of 2-D $8{\times}8$ Integer Transforms for H.264/AVC (H.264/AVC 를 위한 높은 처리량의 2-D $8{\times}8$ integer transforms 병렬 구조 설계)

  • Sharma, Meeturani;Tiwari, Honey;Cho, Yong-Beom
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.49 no.8
    • /
    • pp.27-34
    • /
    • 2012
  • In this paper, the implementation of high throughput two-dimensional (2-D) $8{\times}8$ forward and inverse integer DCT transform for H.264 is presented. The forward and inverse transforms are represented using simple shift and addition operations. Matrix decomposition and matrix operation such as the Kronecker product and direct sum are used to reduce the computation complexity. The proposed design uses integer computations and does not use transpose memory and hence, the resource consumption is also reduced. The maximum operating frequency of the proposed pipelined architecture is 1.184 GHz, which achieves 25.27 Gpixels/sec throughput rate with the hardware cost of 44864 gates. High throughput and low hardware makes the proposed design useful for real time H.264/AVC high definition processing.

A Study on Efficiency Improvement of the Catenary-Pantograph Dynamic Interaction Analysis Program using Shift Forward Method (Shift Forward 방법을 이용한 가선계-판토그래프 동적 상호작용 해석 프로그램의 효율성 향상에 관한 연구)

  • Lee, Jin-Hee;Park, Tae-Won
    • Journal of the Korean Society for Railway
    • /
    • v.15 no.6
    • /
    • pp.572-578
    • /
    • 2012
  • In the electric railway vehicles, securing stable current collection performance is an important factor which determines the quality of operation and the maximum speed. In order to predict such current collection performance, various analysis methods have been proposed for a long time. Also, investigations for improving the accuracy of the results and the efficiency of the analysis process have been performed. In this paper, a method for the efficiency improvement has been proposed. This method is based on the basic concept that the system equations of motion of a catenary numerical model include only interactive range with a pantograph. In this paper, an algorithm and generalized process for applying proposed method are introduced. Also, validity of the results and utility of the method was verified and studied.

A study on the peristaltic waveform of valveless PZT pump using disk type multi PZTs (다수 개 디스크 PZT 를 이용한 밸브리스 압전펌프의 연동구동 파형에 관한 연구)

  • Ham Y.B.;Park J.H.;Yun D.H.;Kim H.S.
    • Proceedings of the Korean Society of Precision Engineering Conference
    • /
    • 2005.06a
    • /
    • pp.1824-1827
    • /
    • 2005
  • For application to micro fluid control systems such as ${\mu}TAS$ (Micro Total Analysis Systems) and DDS (Drug Delivery Systems), it is very significant to handle precise and minute flow rates with low pressure pulsation. In this study, a novel valveless piezoelectric pump using peristaltic motion with three disk type PZT actuators is presented. The newly devised pump with an effective size of $70mm{\times}60mm{\times}55mm$ has three actuator layers connected in series from inlet to outlet. The PZT actuator has a maximum displacement of 240 ${\mu}m$ and a maximum force of 1.6 N. When the driving voltage for PZT actuators is sequentially applied with a certain phase shift, the pumping is performed by peristaltic motion of liquid volume. The working fluid is shut off without the driving voltage. Three methods for sequential driving are proposed and experimentally investigated. First and second methods utilize an intermittent sinusoidal waveform with phase shift of $90{\circ}\;and\;120^{\circ}$, respectively. Third method uses a rectangular waveform with phase shift of $90^{\circ}$. A controller with multi-phase shifter is designed and fabricated. Then, frequency and voltage-flow rate characteristics and load pressure-flow rate characteristics are experimentally investigated to verify the validity of the developed pump.

  • PDF

DNA Binding Specificity of Proteus mirabilis Transcription Regulator (Proteus mirabilis 전사 조절 단백질의 DNA 결합 특성)

  • Gang, Jong-Back
    • Korean Journal of Microbiology
    • /
    • v.47 no.2
    • /
    • pp.158-162
    • /
    • 2011
  • Amino acid sequence alignment shows that $\underline{P}$roteus $\underline{m}$irabilis $\underline{t}$ranscription $\underline{r}$egulator (PMTR) has cystein sequence homology at metal binding domain to CueR (copper resistance) protein, which conserves two cysteins (Cys 112 and Cys 120 in PMTR). Gel shift assay revealed that PMTR protein bound to promoter region of Escherichia coli copA (copper-translocating P-type ATPase) and Proteus mirabilis atpase (putative copper-translocating P-type ATPase) genes except that of E. coli zntA (zinc-translocating P-type ATPase) gene. DNase I protection experiment indicated that PMTR protein protected the region over -35 box and close to -10 box. DNase I hypersensitive bases were shown at C and A bases of labeled template strand and at G and C bases of labeled non-template strand of DNA. These hypersensitive bases were appeared in other metalloregulatory proteins of MerR family, which suggests protein-induced DNA bending.

Design and Implementation of Optical Flow Estimator for Moving Object Detection in Advanced Driver Assistance System (첨단운전자보조시스템용 이동객체검출을 위한 광학흐름추정기의 설계 및 구현)

  • Yoon, Kyung-Han;Jung, Yong-Chul;Cho, Jae-Chan;Jung, Yunho
    • Journal of Advanced Navigation Technology
    • /
    • v.19 no.6
    • /
    • pp.544-551
    • /
    • 2015
  • In this paper, the design and implementation results of the optical flow estimator (OFE) for moving object detection (MOD) in advanced driver assistance system (ADAS). In the proposed design, Brox's algorithm with global optimization is considered, which shows the high performance in the vehicle environment. In addition, Cholesky factorization is applied to solve Euler-Lagrange equation in Brox's algorithm. Also, shift register bank is incorporated to reduce memory access rate. The proposed optical flow estimator was designed with Verilog-HDL, and FPGA board was used for the real-time verification. Implementation results show that the proposed optical flow estimator includes the logic slices of 40.4K, 155 DSP48s, and block memory of 11,290Kbits.

A design of Space Compactor for low overhead in Built-In Self-Test (내장 자체 테스트의 low overhead를 위한 공간 압축기 설계)

  • Jung, Jun-Mo
    • The Transactions of the Korea Information Processing Society
    • /
    • v.5 no.9
    • /
    • pp.2378-2387
    • /
    • 1998
  • This thesis proposes a design algorithm of an efficient space response compactor for Built-In Self-Testing of VLSI circuits. The proposed design algorithm of space compactors can be applied independently from the structure of Circuit Cnder Test. There are high hardware overhead cost in conventional space response compactors and the fault coverage is reduced by aliasing which maps faulty circuit's response to fault-free one. However, the proposed method designs space response compactors with reduced hardware overheads and does not reduce the fault coverage comparing to conventional method. Also, the proposed method can be extended to general N -input logic gate and design the most efficient space response L'Ompactors according to the characteristies of output sequence from CUT. The prolxlsed design algorithm is implemented by C language on a SUN SPARC Workstation, and some experiment results of the simulation applied to ISCAS'85 benchmark circuits with pseudo random patterns generated bv LFSR( Linear Feedback Shift Register) show the efficiency and validity of the proposed design algorithm.

  • PDF

Effect of Design Parameters of Modulating Valve and Hydraulic Clutch on Shift Quality of a Power Shuttle Transmission (모듈레이팅 밸브 및 유압 클러치의 설계 변수가 전후진 파워시프트 변속기의 변속 품질에 미치는 영향)

  • 김경욱;정병학;박영준
    • Journal of Biosystems Engineering
    • /
    • v.28 no.3
    • /
    • pp.187-198
    • /
    • 2003
  • This study was conducted to investigate the effect of design parameters of modulating valve and hydraulic clutch on the shift quality of a power shuttle transmission using a computer simulation. Computer simulation models of a hydraulic control system and a power shuttle drive train were developed and verified by an experimental power train in a laboratory. The software EASY5 was used for the modeling and simulation of the power shuttle transmission. Results of the study were summarized as follows: For a good shift quality. it is required to reduce the transient torque transmitted to the output shaft of the transmission as much as possible. This may be achieved by reducing the modulating time and clutch pressure. It was found that the design parameters most significantly affecting the modulating time and clutch pressure were the spring constant and displacement of a load piston of the modulating valve, and the spring constant and damping of the clutch piston. The modulating time decreased as the spring constant increased and increased as the displacement of the load piston decreased. The transient torque decreased as the modulating time increased. However their relationships were not always linear. As the damping decreased, both the modulating pressure and time decreased, which also resulted in a decrease in the transient torque. The spring constant of the clutch piston affected the modulating time and the peak transient torque. As the spring constant of the clutch increased, the peak transient torque decreased.