• Journal of Digital Contents Society
• /
• v.6 no.3
• /
• pp.169-174
• /
• 2005

In this paper we propose efficient design and implementation of JPEG image display board that can display JPEG image on TV. we used NAND Flash Memory to save the compressed JPEG bit stream and video encoder to display the decoded JPEG mage on TV. Also we convert YCbCr to RGB to super impose character on JPEG image. The designed B/D is implemented using FPGA.

• Proceedings of the KIPE Conference
• /
• 2012.07a
• /
• pp.337-338
• /
• 2012

본 논문에서는 전 영역 ZVS가 가능한 양방향 3상 절연형 인터리브드 DC-DC 컨버터의 제어방법에 대해 서술한다. 3상 절연형 인터리브드 DC-DC 컨버터는 모든 스위치가 ZVS동작을 하여 높은 효율을 갖고 3상 구조를 채택하여 전류경로의 분산을 통한 전력전달 능력의 증대 효과 및 입력전류 리플 크기를 줄여주는 인터리브드 효과를 갖는다. 승압/강압 능력이 있는 부스트/벅 컨버터의 구조는 낮은 권선비의 변압기로 높은 승압/강압 전력변환, 에너지원과 부하 사이에 절연이 가능한 구조이며, 인터리브 동작이 이루어짐에도 불구하고 3상을 각각 제어하지 않고 배터리의 전압전류와 출력전압만을 입력받아 벅모드와 부스트 모드 모두 전압, 전류제어를 수행함으로서 시스템의 간략화가 가능하였다. 따라서 본 논문에서는 제안된 DC-DC컨버터의 제어기를 구성하고 실험을 통해 확인하였다.

• Proceedings of the KIPE Conference
• /
• 2016.11a
• /
• pp.3-4
• /
• 2016

본 논문은 양방향 DC-DC 컨버터에서 출력 전류 응답성 향상을 위한 전향보상 기법을 제안하였다. 배터리의 충전 및 방전 수행 시, 안정적인 전압, 전류 제어를 위해 전향 보상은 필수적이다. 충전 모드일 때, 변압기 턴수비를 고려하여 1차측 스위치의 Phase shift 값을 전향보상 하였다. 방전모드 일 때, 전압 전달비와 변압기 턴수비를 고려하여 전향보상 하였다. 제안한 전향보상 기법은 시뮬레이션을 통해 검증하였다.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.20 no.2
• /
• pp.107-114
• /
• 2009

In this paper, high efficiency amplifier configuration is proposed using the reconfigurable power divider. In order to enhance average efficiency of linear power amplifiers for wireless communication, it is required to increase efficiency in low output power region. The proposed power divider operates in two modes, high power mode and low power mode, according to output power. In each mode, it allows impedance matches and low loss, which is made possible by employing two $\lambda/4$ coupled lines and two switches. The fabricated power divider shows the return loss ($S_{11}$) and insertion loss ($S_{21}$) of -16.49 dB and -0.83 dB, respectively, in low power mode. In high power mode, the measured return loss ($S_{11}$) and insertion loss ($S_{31}$) are -16.28 dB and -0.73 dB, respectively. This result successfully demonstrates the reconfigurability of the proposed power divider.

• Journal of Advanced Marine Engineering and Technology
• /
• v.41 no.1
• /
• pp.76-82
• /
• 2017

Since the introduction of electronically controlled engines and electric propulsion ships, the need for an uninterruptible power supply for emergency power supply devices that use batteries has gained importance. The bidirectional converter in such emergency power supply devices is a crucial component. This paper proposes, a topology for an improved DC-DC bidirectional converter that is characterized by a high voltage conversion ratio and low voltage stress of switches. To confirm the performance of the converter, a computer simulation was executed with PSIM software. The conversion ratio of the proposed converter was found to be four times higher than the conventional boost converter in step-up mode and one-fourth that of the conventional buck converter in step-down mode, and the voltage stress of the switches was one-fourth of the high-side voltage. Moreover, the proposed converter was confirmed to be able to distribute equal currents between two interleaved modules without using any extra current-sharing control method because of the charge balance of its blocking capacitors.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.7 no.4
• /
• pp.346-352
• /
• 2002

A novel Zero Current Switching(ZCS) Pulse Width Modulation(PWM) boost converter with dual mode for reducing two rectifiers reverse recovery related losses is proposed. The switches of the proposed converter are operating to work alternatively turn-on and turn-off with soft switching condition In the every cycle and the proposed converter reduces the reverse recovery current, which is related switching losses and EMI problems, of the free-wheeling diode$(D_1, D_2)$ by adding the resonant inductor Lr, in series with the switch $S_1$. The switching components$(S_1, S_2, D, D_1)$ in the proposed boost converter are subjected to minimum voltage and current stresses same as those in their PWM counterparts because there are no additional active switches and resonant elements compared with the conventional ZVT PWM $converters^{[2]}$. The operation of the proposed converter, in this paper, is analyzed and to verify the feasibility of the characteristics is built and tested.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.47 no.4
• /
• pp.31-37
• /
• 2010

In this paper, highly efficient dual-band class-F power amplifiers(PAs) for cellular and WLAN bands are suggested and implemented. For the first step, single-band class-F amplifiers at 840MHz, 2.4GHz are designed using commercial E-pHEMT FETs. The performance of two single band PAs are as much as 81.2% of efficiency with the output power of 24.4dBm with 840MHz PA and 93.5% of efficiency with 22.4dBm from the 2.4GHz. For the dual-band class-F PA, the harmonic controlling circuit with ideal SPDT switch was suggested. The length of transmission line is variable by a SPDT switch. As a results, the operation in 840MHz showed the peak efficiency of 60.5% with 23.5dBm, while in 2.4GHz mode the efficiency was 50.9% with the output power of 19.62dBm. Besides, it is shown that the harmonic controller of class-F above 2Ghz could be implemented on the low cost FR-4 substrate.

• Journal of IKEEE
• /
• v.17 no.3
• /
• pp.267-274
• /
• 2013

This paper presents a design of LLC resonant converter IC for LED backlight unit based on PFM/PWM dual-mode feedback. Dual output LLC resonant architecture with a single inductor is proposed, where the master output is controlled by the PFM and slave output is controlled by the PWM. To regulate the master output PFM is used as feedback to control the frequency of the power switch. On the other hand, PWM feedback is used to control the pulse width of the power switch and to regulate the slave output. This chip is fabricated in 0.35um 2P3M BC(Bipolar-CMOS-DMOS) Process and the die area is $2.3mm{\times}2.2mm$. Current consumptions is 26mA from 5V supply.

• Journal of IKEEE
• /
• v.15 no.4
• /
• pp.330-338
• /
• 2011

In this paper, a current-mode buck-boost converter using Multiple switching devices is presented. The efficiency of the proposed converter is higher than that of conventional buck-boost converter. In order to improve the power efficiency at the high current level, the proposed converter is controlled with PWM(pulse width modulation) method. The converter has maximum output current 300mA, input voltage 3.3V, output voltage from 700mV to 12V, 1.5MHz oscillation frequency, and maximum efficiency 90%. Moreover, this paper proposes watchdog circuits in order to ensure the reliability and to improve the performance of dc-dc converters. An electrostatic discharge(ESD) protection circuit for deep submicron CMOS technology is presented. The proposed circuit has low triggering voltage using gate-substrate biasing techniques. Simulated result shows that the proposed ESD protection circuit has lower triggering voltage(4.1V) than that of conventional ggNMOS(8.2V).

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.28 no.8
• /
• pp.610-618
• /
• 2017

This paper presents a 868/915 MHz CMOS RF transceiver for the ZigBee application. Using a switchless matching network, the off chip switch is removed to achieve the low cost RF transceiver, and by the elimination of the switch's insertion loss we can achieve the benefits for the RF receiver's noise figure and transmitter's power efficiency at the given output power. The receiver is composed of low-noise amplifier, mixer, and baseband analog(BBA) circuit. The transmitter is composed of BBA, mixer, and driver amplifier. And, the integer N type frequency synthesizer is designed. The proposed ZigBee RF full transceiver is implemented on the $0.18{\mu}m$ CMOS technology. Measurement results show that the maximum gain and the noise figure of the receiver are 97.6 dB and 6.8 dB, respectively. The receiver consumes 32 mA in the receiver mode and the transmitter 33 mA in the transmission mode.