• Title/Summary/Keyword: 메모리압축

Search Result 320, Processing Time 0.022 seconds

Massive 3D Point Cloud Visualization by Generating Artificial Center Points from Multi-Resolution Cube Grid Structure (다단계 정육면체 격자 기반의 가상점 생성을 통한 대용량 3D point cloud 가시화)

  • Yang, Seung-Chan;Han, Soo Hee;Heo, Joon
    • Journal of the Korean Society of Surveying, Geodesy, Photogrammetry and Cartography
    • /
    • v.30 no.4
    • /
    • pp.335-342
    • /
    • 2012
  • 3D point cloud is widely used in Architecture, Civil Engineering, Medical, Computer Graphics, and many other fields. Due to the improvement of 3D laser scanner, a massive 3D point cloud whose gigantic file size is bigger than computer's memory requires efficient preprocessing and visualization. We suggest a data structure to solve the problem; a 3D point cloud is gradually subdivided by arbitrary-sized cube grids structure and corresponding point cloud subsets generated by the center of each grid cell are achieved while preprocessing. A massive 3D point cloud file is tested through two algorithms: QSplat and ours. Our algorithm, grid-based, showed slower speed in preprocessing but performed faster rendering speed comparing to QSplat. Also our algorithm is further designed to editing or segmentation using the original coordinates of 3D point cloud.

A Design and Implementation of JPEG Streamer for Real Time Image Surveillance System (실시간 영상감시를 위한 JPEG Streamer의 설계와 구현)

  • Kim Kyung-Hwan;Yoo Hae-Young;Lee Jin-Young
    • Journal of Internet Computing and Services
    • /
    • v.7 no.3
    • /
    • pp.107-118
    • /
    • 2006
  • Recently, network infra grows rapidly and the digital image compression technique have made remarkable progress, and therefore the demand of the real-time image surveillance system which uses a network camera server is increasing. Network Camera Server has emerged as an attractive alternative to the CCTV for the real-time image surveillance. From this reason, the demand regarding the development of the real-time image surveillance system which uses a network camera server is increasing as well. In this paper, we will provide a model for JPEG Streamer which is used in real-time image surveillance system. And we will design and implement this model. For the stability and efficiency of the JPEG Streamer, we'll use the thread pool and shared memory. We will also introduce the concept of double buffering for increasing the quality of real-time image, Using the JPEG Streamer, a raising of the productivity, reliability and stability will be able to secure to development of real-time image surveillance system.

  • PDF

Establishment Moving Picture & Recover of Image Eliminated Overlap Pixel using Picture Resemblance pattern (닮은패턴을 이용한 중첩영상 소거 동영상 화면복원법)

  • Jin, Hyun-Soo
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.12 no.3
    • /
    • pp.29-35
    • /
    • 2012
  • In this paper, it is presented the method of image recovering which existing is only pixel processing, but suggesting method is concluding image clustering overlap degree after classfying around unit fixel to crowd pixel. Concluding overlap degree threshold value is after identifying pattern pixel and grasping geometry structure of sample pattern and deduction of deciding function. distinguishing feature space is above four dimension is reason of not visual observation of pattern structure. consideration of distribution structure is distance of center of crowd pixel, the number of each crowd pattern pixel and standard deviation. The over threshold value elimate the overlap image and the downward is recovered and established dynamic image. memory storage deduction of 20% and elevation of 15% performance is estimated in recovery of image.

VQ Codebook Design and Feature Extraction of Image Information for Multimedia Information Searching (멀티미디어 정보검색에 적합한 영상정보의 벡터 양자화 코드북 설계 및 특징추출)

  • Seo, Seok-Bae;Kim, Dae-Jin;Kang, Dae-Seong
    • Journal of the Korean Institute of Telematics and Electronics S
    • /
    • v.36S no.8
    • /
    • pp.101-112
    • /
    • 1999
  • In this paper, the codebook design method of VQ (vector quantization) is proposed an method to extract feature data of image for multimedia information searching. Conventional VQ codebook design methods are unsuitable to extract the feature data of images because they have too much computation time, memory for vector decoding and blocking effects like DCT (discrete cosine transform). The proposed design method is consists of the feature extraction by WT (wavelet transform) and the data group divide method by PCA (principal component analysis). WT is introduced to remove the blocking effect of an image with high compressing ratio. Computer simulations show that the proposed method has the better performance in processing speed than the VQ design method using SOM (self-organizing map).

  • PDF

An Efficient Hardware Implementation of CABAC Using H/W-S/W Co-design (H/W-S/W 병행설계를 이용한 CABAC의 효율적인 하드웨어 구현)

  • Cho, Young-Ju;Ko, Hyung-Hwa
    • Journal of Advanced Navigation Technology
    • /
    • v.18 no.6
    • /
    • pp.600-608
    • /
    • 2014
  • In this paper, CABAC H/W module is developed using co-design method. After entire H.264/AVC encoder was developed with C using reference SW(JM), CABAC H/W IP is developed as a block in H.264/AVC encoder. Context modeller of CABAC is included on the hardware to update the changed value during binary encoding, which enables the efficient usage of memory and the efficient design of I/O stream. Hardware IP is co-operated with the reference software JM of H.264/AVC, and executed on Virtex-4 FX60 FPGA on ML410 board. Functional simulation is done using Modelsim. Compared with existing H/W module of CABAC with register-level design, the development time is reduced greatly and software engineer can design H/W module more easily. As a result, the used amount of slice in CABAC is less than 1/3 of that of CAVLC module. The proposed co-design method is useful to provide hardware accelerator in need of speed-up of high efficient video encoder in embedded system.

qtar: Design and Implementation of an Optimized tar Command with FTL-level Remapping (qtar: 플래시 변환 계층 리매핑 기법을 이용한 최적화된 tar 명령어 구현)

  • Ryoo, Jeongseok;Hahn, Sangwook Shane;Kim, Jihong
    • Journal of KIISE
    • /
    • v.45 no.1
    • /
    • pp.9-14
    • /
    • 2018
  • Tar is a Linux command that combines several files into a single file. Combining multiple small files into large files increases the compression efficiency and data transfer speed. However, tar has a problem in that smaller target files, result in a lower performance. In this paper, we show that this performance degradation occurs when tar reads the data from the target files and propose qtar (quick tar) to solve this problem via flash-level remapping. When the size of an I/O request is less than 1 MB, the I/O performance decreases proportionally to the decrease in size of the I/O request. Since tar reads the data of files one by one, a smaller file size results in a lower performance. Therefore, the remapping technique is implemented in qtar to read data from the target files at the maximum I/O size regardless of the size of each file. Our evaluations show that the execution time with qtar is reduced by up to 3.4 times compared to that with tar.

Development of MPEG-4 Audio Streaming Player on Mobile Terminal with Embedded Linux Processor (내장형 리눅스 기반 이동 단말기에서의 MPEG-4 오디오 스트리팅 재생기의 구현)

  • Cha, Kyung-Ae
    • Journal of Korea Society of Industrial Information Systems
    • /
    • v.13 no.5
    • /
    • pp.117-123
    • /
    • 2008
  • In this paper, we develop MPEG-4 AAC streaming player on embedded Linux processor such as mobile terminals. Moreover we show the experimental results that the player preforms the decoding processes of MPEG-4 AAC data effectively. MPEG-4 AAC technology supports a wide range encoding rates and high sound quality so it is appropriate to adopt various applications. In particular, the need in the development of the application of audio data increases according to significantly increase in devices used in mobile environments, such as cell phones and PDAs. In this environment, it is necessary to optimize the decoding processes to the ability of the terminal hardware in order to play audio data without delays. We also implement the decoding module to optimize the processor capabilities and make the player to decode and play streaming audio data from streaming server.

  • PDF

그래핀 투명전도막의 전기적 특성에 미치는 Strain 영향

  • Lee, Byeong-Ju;Jeong, Gu-Hwan
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2011.02a
    • /
    • pp.462-462
    • /
    • 2011
  • 그래핀은 탄소원자로 구성된 원자단위 두께의 매우 얇은 2차원의 나노재료로서 높은 투광도 뿐만 아니라 우수한 기계적, 전기적 특성을 지니며 구조적 화학적 으로도 매우 안정한 것으로 알려져 있다. 이러한 그래핀을 얻는 방법에는 물리·화학적 박리법, 탄화규소의 흑연화, 열화학기 상증착법(thermal chemical vapor deposition; TCVD)등 많은 방법들이 존재한다. 이중 TCVD방법이 대면적으로 두께균일도가 높은 그래핀을 얻는데 가장 적합한 방법으로 알려져 있다. 한편 그래핀은 우수한 특성들을 기반으로 센서나 메모리와 같은 기능성 소자로 응용이 가능할 뿐 아니라 투명고분자 기판으로 전사함으로서 유연성 투명전극을 제작 가능하여 기존의 인듐산화물(indium tin oxide; ITO) 투명전극을 대체하여 디스플레이, 터치스크린, 전·자기 차폐재 등의 다양한 분야로의 응용이 가능하다고 예측되고 있다. 본 연구에서는 TCVD법을 이용하여 대면적으로 두께균일도가 높은 그래핀을 합성하여 투명 고분자 기판(polyethylene terephthalate; PET) 위에 전사하여 투명전도막을 제작한 후, 압축변형률(compressive strain)의 변화에 따른 전기적 특성 변화를 측정하였다. 그래핀은 300 nm 두께의 니켈박막이 증착된 산화물 실리콘 기판위에 원료가스로 메탄(CH4)을 사용하여 합성하였다. 합성 결과 단층 그래핀의 면적은 약 80% 이상이었으며, 합성된 그래핀은 분석의 용이함 및 향후 다양한 응용을 위하여 식각공정을 통해 산화막 실리콘 기판과 PET기판으로 전사하였다. PET기판 위로 전사하여 제작한 그래핀 투명전도막의 strain 인가에 따른 전기적 특성을 관찰한 결과, 약 20%의 비교적 높은 strain하에서도 전기적특성이 크게 변화하지 않는 것을 확인하였다. 그래핀의 특성분석을 위해서는 광학현미경, 라만 분광기, 투과전자현미경, 자외 및 가시선 분광광도계, 4탐침측정기 등을 이용하였다.

  • PDF

VLSI architecture design of CAVLC entropy encoder/decoder for H.264/AVC (H.264/AVC를 위한 CAVLC 엔트로피 부/복호화기의 VLSI 설계)

  • Lee Dae-joon;Jeong Yong-jin
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.30 no.5C
    • /
    • pp.371-381
    • /
    • 2005
  • In this paper, we propose an advanced hardware architecture for the CAVLC entropy encoder/decoder engine for real time video compression. The CAVLC (Context-based Adaptive Variable Length Coding) is a lossless compression method in H.264/AVC and it has high compression efficiency but has computational complexity. The reference memory size is optimized using partitioned storing method and memory reuse method which are based on partiality of memory referencing. We choose the hardware architecture which has the most suitable one in several encoder/decoder architectures for the mobile devices and improve its performance using parallel processing. The proposed architecture has been verified by ARM-interfaced emulation board using Altera Excalibur and also synthesized on Samsung 0.18 um CMOS technology. The synthesis result shows that the encoder can process about 300 CIF frames/s at 150MHz and the decoder can process about 250 CIF frames/s at 140Mhz. The hardware architectures are being used as core modules when implementing a complete H.264/AVC video encoder/decoder chip for real-time multimedia application.

On Designing 4-way Superscalar Digital Signal Processor Core (4-way 수퍼 스칼라 디지털 시그널 프로세서 코어 설계)

  • 김준석;유선국;박성욱;정남훈;고우석;이근섭;윤대희
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.23 no.6
    • /
    • pp.1409-1418
    • /
    • 1998
  • The recent audio CODEC(Coding/Decoding) algorithms are complex of several coding techniques, and can be divided into DSP tasks, controller tasks and mixed tasks. The traditional DSP processor has been designed for fast processing of DSP tasks only, but not for controller and mixed tasks. This paper presents a new architecture that achieves high throughput on both controller and mixed tasks of such algorithms while maintaining high performance for DSP tasks. The proposed processor, YSP-3, operates four algorithms while maintaining high performance for DSP tasks. The proposed processor, YSP-3, operates functional units (Multiplier, two ALUs, Load/Store Unit) in parallel via 4-issue super-scalar instruction structure. The performance evaluation of YSP-3 has been done through the implementation of the several DSP algorithms and the part of the AC-3 decoding algorithms.

  • PDF