• Title/Summary/Keyword: 디지털신호 처리기

Search Result 345, Processing Time 0.03 seconds

Performance Enhancement of the Feedback Interference Canceller for the EDOCR in the ATSC DTV System (ATSC DTV 방송용 중계기 궤환간섭 제거 성능 개선)

  • Lee, Young-Jun;Park, Sung Ik;Kim, Heung Mook;Kim, Hyoung-Nam
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.38A no.11
    • /
    • pp.955-966
    • /
    • 2013
  • We propose two feedback interference cancellers(FICs) to improve the performance of the equalization digital on-channel repeater(EDOCR) with the FIC for the ATSC DTV broadcasting system. The FIC estimates the feedback channel between Tx. and Rx. antennas of the repeater by cross-correlating the reference signal and the feedback signal. Since there is a DC pilot which ruins the white property of the ATSC DTV signals, the FIC cannot estimate the feedback channel accurately. To solve the problem, the structural method which uses an additional DC pilot free reference for feedback channel estimation and the algorithmic method based on the digital signal processing which whitens the ATSC DTV signals and performs the feedback cancellation in the whitened signal domain. Simulation results show that the proposed two FICs show better feedback cancellation performance than the conventional FIC.

Implementation of Real-time Stereo Frequency Demodulator Using RTL-SDR (RTL-SDR을 이용한 스테레오 주파수 변조 방송의 실시간 수신기 구현)

  • Kim, Young-Ju
    • Journal of Broadcast Engineering
    • /
    • v.24 no.3
    • /
    • pp.485-494
    • /
    • 2019
  • A software-driven real-time frequency de-modulator is implemented with the aid of universal-serial-bus (USB) type software defined radio dongle. An analog stereo frequency modulation (FM) broadcast signal is down-converted to the basedband analog signal then converted to digital bit streams in the USB dongle. Computer software such as Matlab, Python, and GNU Radio manipulates the incoming bit streams with the technique of digital signal processing. Low pass filtering, band pass filtering, decimation, frequency discriminator, double sideband amplitude demodulation, phase locked loop, and deemphasis function blocks are implemented using such computer languages. Especially, GNU Radion is employed to realize the real-time demodulator.

Design of 64-point FFT Processor using Area Efficient Complex Multiplier (저면적 복소곱셈기를 이용한 64 포인트 FFT 프로세서의 구현)

  • Kwon, Hyeok-Bin;Kim, Kyu-Chull
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2008.05a
    • /
    • pp.1029-1030
    • /
    • 2008
  • FFT(Fast Fourier Transform)는 디지털신호처리에 폭넓게 사용되며 특히 여러 OFDM 시스템에 FFT 처리 과정은 꼭 필요한 부분이다. 본 논문에서는 802.11a W-LAN 에 사용되는 64-point FFT 프로세서를 설계하였다. 설계된 FFT 프로세서는 Radix-$2^3$ 알고리즘을 사용하였으며 저면적복소곱셈기를 사용하여 FFT 프로세서의 면적을 줄이는 방법을 제안한다. 기존의 방식에서 네 개의 실수 곱셈기와 두 개의 덧셈기로 구성되는 복소 곱셈기를 두 개의 실수 곱셈기와 한 개의 덧셈기가 수행하도록 설계하였다. 제안한 FFT 프로세서는 VHDL 로 구현되었고 Quartus 4.2 에서 합성되었다. 합성결과 기존 방식에 비해 약 21%의 면적효율이 발생하였다.

Implementation of Auto-tuning Positive Position Feedback Controller Using DSP Chip and Microcontroller (디지털신호처리 칩과 마이크로 컨트롤러를 이용한 자동 조정 양변위 되먹임 제어기의 구현)

  • Kwak, Moon K.;Kim, Ki-Young;Bang, Se-Yoon
    • Transactions of the Korean Society for Noise and Vibration Engineering
    • /
    • v.15 no.8 s.101
    • /
    • pp.954-961
    • /
    • 2005
  • This paper is concerned with the implementation of auto-tuning positive position feedback controller using a digital signal processor and microcontroller. The main advantage of the positive position feedback controller is that it can control a natural mode of interest by tuning the filter frequency of the positive position feedback controller to the natural frequency of the target mode. However, the positive position feedback controller loses its advantage when mistuned. In this paper, the fast fourier transform algorithm is implemented on the microcontroller whereas the positive position feedback controller is implemented on the digital signal processor. After calculating the frequency which affects the vibrations of structure most, the result is transferred to the digital signal processor. The digital signal processor updates the information on the frequency to be controlled so that it can cope with both internal and external changes. The proposed scheme was installed and tested using a beam equipped with piezoceramic sensor and actuator. The experimental results show that the auto-tuning positive position feedback controller proposed in this paper can suppress vibrations even when the target structure undergoes structural change thus validating the approach.

Implementation of Adaptive Positive Popsition Feedback Controller Using DSP chip and Microcontroller (디지털신호처리 칩과 마이크로 컨트롤러를 이용한 적응 양변위 되먹임 제어기의 구현)

  • Kwak, Moon-K.;Kim, Ki-Young;Bang, Se-Yoon
    • Proceedings of the Korean Society for Noise and Vibration Engineering Conference
    • /
    • 2005.05a
    • /
    • pp.498-503
    • /
    • 2005
  • This paper is concerned with the implementation of adaptive positive position feedback controller using a digital signal processor and microcontroller The main advantage of the positive position feedback controller is that it can control a natural mode of interest by tuning the filter frequency of the positive position feedback controller to the natural frequency of the target mode. However, the positive position feedback controller loses its advantage when mistuned. In this paper, the fast fourier transform algorithm is implemented on the microcontroller whereas the positive position feedback controller is implemented on the digital signal processor. After calculating the frequency which affects the vibrations of structure most the result is transferred to the digital signal processor. The digital signal processor updates the information on the frequency to be controlled so that it can cope with both internal and external changes. The proposed scheme was installed and tested using a beam equipped with piezoceramic sensor and actuator. The experimental results show that the adaptive positive position feedback controller proposed in this paper can suppress vibrations even when the target structure undergoes structural change thus validating the approach.

  • PDF

A Study on the Development of Magnetic Levitation Experiment Kits (자기 부상 실습 장치의 개발에 관한 연구)

  • Lee Jeong-Woo;Cheong Yeon-Doo;Han Myoung-Keun
    • Journal of Engineering Education Research
    • /
    • v.8 no.1
    • /
    • pp.5-19
    • /
    • 2005
  • This paper describes the design and fabrication of magnetic levitation kits for use in the hands on experiments of automatic control, digital control and microprocessor applications in the division of mechatronics in Samcheok university. The kits are developed inspired by MIT's design, but it is designed on the digital basis, whereas MIT's is designed on the analog basis. As a result, the kits can be monitored and controlled on the analog and digital control techniques. Furthermore, the cost of kit components is comparable or lower to that of MIT design. And the kits can be controlled with magnetic hall sensors and/or infrared sensors, which provides more versatile experience on the use of sensors and signal filtering to the students. The design is fabricated and tested by authors and will be provided to the students as lab projects. The kits will be intentionally presented with a device that is poorly instrumented and poorly compensated. And the students are expected to analyze sensor signal and controller performance, and then, perform compensator design and signal filtering.

Low-Power Sigma-Delta ADC for Sensor System (센서 시스템을 위한 저전력 시그마-델타 ADC)

  • Shin, Seung-Woo;Kwon, Ki-Baek;Park, Sang-Soon;Choi, Joogho
    • Journal of IKEEE
    • /
    • v.26 no.2
    • /
    • pp.299-305
    • /
    • 2022
  • Analog-digital converter (ADC) should be one of the most important blocks that convert various physical signals to digital ones for signal processing in the digital signal domain. As most operations of the analog circuit for sensor signal processing have been replaced by digital circuits, high-resolution performance is required for ADC. In addition, low-power must be the critical issue in order to extend the battery time of mobile system. The existing integrating sigma-delta ADCs has a characteristic of high resolution, but due to its low supply voltage condition and advanced technology, circuit error and corresponding resolution degradation of ADC result from the finite gain of the operational amplifier in the integrator. Buffer compensation technique can be applied to minimize gain errors, but there is a disadvantage of additional power dissipation due to the added buffer. In this paper, incremental signal-delta ADC is proposed with buffer switching scheme to minimize current and igh-pass bias circuit to improve the settling time.

Design of a Charge-Redistribution ADC Using Bit Extension (비트 확장을 이용한 전하재분배 방식 ADC의 설계)

  • Kim, Kyu-Chull;Doh, Hyung-Wook
    • Journal of IKEEE
    • /
    • v.9 no.1 s.16
    • /
    • pp.65-71
    • /
    • 2005
  • Physical signals generated in the real world are transformed into electrical signals through sensors and fed into electronic circuits. The electrical signals input to electronic circuits are in analog form, thus they must be converted to digital signals using an ADC(Analog-Digital Converter) for digital processing. Signal processing circuits and ADCs that are to be integrated on a single chip together with silicon micro sensors should be designed to have less silicon area and less power consumption. This paper proposed a charge redistribution ADC which reduces silicon area considerably. The proposed method achieves 8 bit conversion by performing 4-bit conversion twice. It reduced the area of capacitor array, which takes most of the ADC area, by 1/16 when compared to a conventional method. Though it uses twice the number of clocks as a conventional method, it would be appropriate to be integrated with a silicon pressure sensor on a single chip since it does not demand high conversion rate.

  • PDF

The Design of a I/O Interface Circuits for the Signal Driver of the Engine Control Relays and the Output Signal Monitoring of Diesel Generator (디젤 발전기 출력 신호의 모니터링 및 엔진제어 릴레이 구동을 위한 입출력 인터페이스 회로 설계)

  • Joo, Jae-hun;Kim, Jin-ae;Choi, Jung-Keyng
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2009.05a
    • /
    • pp.547-550
    • /
    • 2009
  • This paper presents a digital based input/output interface circuit for controlling and monitoring the Diesel Engine Generator for Emergency. In order to monitor and control of the Emergency Diesel Engine Generator, controlling and monitoring circuits need 5 analog input channels, 2 pick-up coil measuring circuits, 10 digital input channels containing Broken Wire Detect function, and 7 relay control signal output channels. This system performs signal processing of input signal taking advantage of simple filter circuit, photo-coupler and comparator circuit at analog input parts, and output signals for main relay is designed acting by double control, so it prevents malfunction completely. And it improves accuracy of speed input signal by applying digital circuit that processes pick-up coil signal.

  • PDF

A Study on the Implementation of an Artificial Reverberator Using Circulant Feedback Delay Networks(CFDN's) (Circulant Feedback Delay Networks(CFDN's)를 이용한 인공 잔향기 구현에 관한 연구)

  • 고병섭
    • Proceedings of the Acoustical Society of Korea Conference
    • /
    • 1998.06e
    • /
    • pp.19-22
    • /
    • 1998
  • 인공 잔향은 콘서튼홀에서와 같이 수백.수천개의 극점과 영점들을 갖는 커다란 시스템을 모델링하기 위한 신호처리 분야 중에서 매우 매력적인 응용 분야중 하나이다. 이러한 인공잔향을 구현하기 위하여, 기존에는 순환적인 디지털 필터인 Comb 필터와 Allpass 필터를 조합시킨 인공 잔향기가 제안되어 왔다. 그러나, 이와 같은 방법은 시스템이 커질수록 실시간 처리와 안정도의 문제가 제기되고, 인공 잔향의 특성이 저하되는 문제점이 있다. 따라서, 최근에는 이와 같은 문제점을 효과적으로 감소시킬 수 있는 귀환 지연 회로망(Feedback Delay Networks : FDN's)과 디지털 도파관 회로망(Digital Waveguide Networks : DWN's)를 이용한 방법이 제안되어지고 있다. 그러므로, 본 연구에서는 귀환 행렬이 Circulant 행렬로 이루어진 귀환 지연 회로망(CFDN's)를 이용한 인공 잔향기 구현에 관하여 논의하고자 한다.

  • PDF