• Title/Summary/Keyword: 고성능 회로

Search Result 431, Processing Time 0.023 seconds

Adaptive Design Techniques for High-speed Toggle 2.0 NAND Flash Interface Considering Dynamic Internal Voltage Fluctuations (고속 Toggle 2.0 낸드 플래시 인터페이스에서 동적 전압 변동성을 고려한 설계 방법)

  • Yi, Hyun Ju;Han, Tae Hee
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.49 no.9
    • /
    • pp.251-258
    • /
    • 2012
  • Recently, NAND Flash memory structure is evolving from SDR (Single Data Rate) to high speed DDR(Double Data Rate) to fulfill the high performance requirement of SSD and SSS. Accordingly, the proper ways of transferring data that latches valid data stably and minimizing data skew between pins by using PHY(Physical layer) circuit techniques have became new issues. Also, rapid growth of speed in NAND flash increases the operating frequency and power consumption of NAND flash controller. Internal voltage variation margin of NAND flash controller will be narrowed through the smaller geometry and lower internal operating voltage below 1.5V. Therefore, the increase of power budge deviation limits the normal operation range of internal circuit. Affection of OCV(On Chip Variation) deteriorates the voltage variation problem and thus causes internal logic errors. In this case, it is too hard to debug, because it is not functional faults. In this paper, we propose new architecture that maintains the valid timing window in cost effective way under sudden power fluctuation cases. Simulation results show that the proposed technique minimizes the data skew by 379% with reduced area by 20% compared to using PHY circuits.

A 10-bit 100 MSPS CMOS D/A Converter with a Self Calibration Current Bias Circuit (Self Calibration Current Bias 회로에 의한 10-bit 100 MSPS CMOS D/A 변환기의 설계)

  • 이한수;송원철;송민규
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.40 no.11
    • /
    • pp.83-94
    • /
    • 2003
  • In this paper. a highly linear and low glitch CMOS current mode digital-to-analog converter (DAC) by self calibration bias circuit is proposed. The architecture of the DAC is based on a current steering 6+4 segmented type and new switching scheme for the current cell matrix, which reduced non-linearity error and graded error. In order to achieve a high performance DAC . novel current cell with a low spurious deglitching circuit and a new inverse thermometer decoder are proposed. The prototype DAC was implemented in a 0.35${\mu}{\textrm}{m}$ n-well CMOS technology. Experimental result show that SFDR is 60 ㏈ when sampling frequency is 32MHz and DAC output frequency is 7.92MHz. The DAC dissipates 46 mW at a 3.3 Volt single power supply and occupies a chip area of 1350${\mu}{\textrm}{m}$ ${\times}$750${\mu}{\textrm}{m}$.

Analysis of Grover Attack Cost and Post-Quantum Security Strength Evaluation for Lightweight Cipher SPARKLE SCHWAEMM (경량암호 SPARKLE SCHWAEMM에 대한 Grover 공격 비용 분석 및 양자 후 보안 강도 평가)

  • Yang, Yu Jin;Jang, Kyung Bae;Kim, Hyun Ji;Song, Gyung Ju;Lim, Se Jin;Seo, Hwa Jeong
    • KIPS Transactions on Computer and Communication Systems
    • /
    • v.11 no.12
    • /
    • pp.453-460
    • /
    • 2022
  • As high-performance quantum computers are expected to be developed, studies are being actively conducted to build a post-quantum security system that is safe from potential quantum computer attacks. When the Grover's algorithm, a representative quantum algorithm, is used to search for a secret key in a symmetric key cryptography, there may be a safety problem in that the security strength of the cipher is reduced to the square root. NIST presents the post-quantum security strength estimated based on the cost of the Grover's algorithm required for an attack of the cryptographic algorithm as a post-quantum security requirement for symmetric key cryptography. The estimated cost of Grover's algorithm for the attack of symmetric key cryptography is determined by the quantum circuit complexity of the corresponding encryption algorithm. In this paper, the quantum circuit of the SCHWAEMM algorithm, AEAD family of SPARKLE, which was a finalist in NIST's lightweight cryptography competition, is efficiently implemented, and the quantum cost to apply the Grover's algorithm is analyzed. At this time, the cost according to the CDKM ripple-carry adder and the unbounded Fan-Out adder is compared together. Finally, we evaluate the post-quantum security strength of the lightweight cryptography SPARKLE SCHWAEMM algorithm based on the analyzed cost and NIST's post-quantum security requirements. A quantum programming tool, ProjectQ, is used to implement the quantum circuit and analyze its cost.

A High Performance and Low Power Banked-Promotion TLB Structure (저전력 고성능 뱅크-승격 TLB 구조)

  • Lee, Jung-Hoon;Kim, Shin-Dug
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.29 no.4
    • /
    • pp.232-243
    • /
    • 2002
  • There are many methods for improving TLB (translation lookaside buffer) performance, such as increasing the number of entry in TLB, supporting large page or multiple page sizes. The best way is to support multiple page sizes, but any operating system doesn't support multiple page sizes in user mode. So, we propose the new structure of TLB supporting two pages to obtain the effect of multiple page sizes with high performance and at low cost without operating system support. we propose a new TLB structure supporting two page sizes dynamically and selectively for high performance and low cost design without any operating system support. For high performance, a promotion-TLB is designed by supporting two page sizes. Also in order to attain low power consumption, a banked-TLB is constructed by dividing one fully associative TLB space into two sub-fully associative TLBs. These two banked-TLB structures are integrated into a banked-promotion TLB as a low power and high performance TLB structure for embedded processors. According to the results of comparison and analysis, a similar performance can be achieved by using fewer TLB entries and also power consumption can be reduced by around 50% comparing with the fully associative TLB.

Design and Implementation of a Wearable $SpO_2$ Module based WSN (무선센서네트워크 기반의 손목 착용형 $SpO_2$ 모듈 설계 및 구현)

  • Jung, Sang-Joong;Seo, Yong-Su;Chung, Wan-Young
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2008.05a
    • /
    • pp.495-498
    • /
    • 2008
  • This paper describes design of a real-time, wearable reflectance pulse oximetry which is based Wireless Sensor Network. For the purpose of continuously monitoring vital signs of a human, wearable reflectance pulse oximetry is built into a wrist type that can be obtained $SpO_2$ value of patient unobtrusively. This designed $SpO_2$ module is based on a low-power 8 bit ATmega128L microcontroller operating in 3V. Low power operating $SpO_2$ module was integrated to wireless sensor node for user's health monitoring. This paper is focused on the successful integration of all these components into wearable reflectance pulse oximetry and evaluates its ability to measure patient' $SpO_2$ value. Information from this sensor was wirelessly transmitted to a base-station for storage and display purposes.

  • PDF

Hardware Architecture for PC-based MPEG-4 Video CODEC (PC 기반 MPEG-4 비디오 코덱 구현을 위한 하드웨어 아키텍쳐)

  • 곽진석;임영권;박상규;김진웅
    • Journal of Broadcast Engineering
    • /
    • v.2 no.2
    • /
    • pp.86-93
    • /
    • 1997
  • Fast growth of multimedia applications requires new functions for video data processing. such as obj;cted-based video representation and manipulation. which are not supported by 11PEG-l and 11PEG-2. To support these requirements. 11PEG-4 video coding allows users to manipulate every video object easily by decomposing a scene into several video objects and coding each of them independently. However. the large amount of computations and flexible structure of 11PEG-4 video CODEC make it difficult to be implemented by either the general purpose DSP or a dedicated VLSI. In this paper, we propose a hardware architecture using a hybrid of a high performance programmable DSP and an application specific IC to implement a flexible 11PEG-4 video codec requiring the large amount of computations. The application specific IC has the functions of motion estimation and compensation.

  • PDF

Analysis of Matrine Alkaloids in Human Urine by Hollow Fiber Liquid-phase Microextraction with High-performance Liquid Chromatography (고성능 액체 크로마토그래피의 중공섬유 액상 미세추출에 의한 인간뇨의 Matrine Alkaloids의 분석)

  • Han, Dan-Dan;Row, Kyung-Ho
    • Journal of the Korean Chemical Society
    • /
    • v.54 no.1
    • /
    • pp.38-42
    • /
    • 2010
  • A sensitive quantitative method for the determination of matrine alkaloids in human urine was developed based on hollow fiber liquid-phase microextraction (HF-LPME) combined with HPLC. The influence of the different factors on the HF-LPME efficiency including the pH and ion strength of the donar solution, the pH of the acceptor solution, stirring rate and extraction time were examined. The best HF-LPME conditions were as follows: 1-octanol impregnated in the pores of the hollow fiber, 100 mmol/L of $H_3PO_4$ at pH 1.50 as the acceptor solution injected into the lumen of the hollow fiber, 1 mol/L NaOH used to adjust the pH of the donor solution, stirring rate of 600 rpm and extraction time of 60 min. The LPME method was applied successfully to the analysis of matrine and sophocarpine in real urine samples.

An Integrated Scientific Workflow Environment over Multiple Infrastructures for Engineering Education of Aerodynamics (다중 인프라 기반의 공력 설계 교육을 위한 과학 워크플로우 통합 환경)

  • Kim, Seoyoung;Kang, Hyejeong;Kim, Yoonhee;Kim, Chongam
    • Journal of Korea Multimedia Society
    • /
    • v.16 no.2
    • /
    • pp.234-240
    • /
    • 2013
  • All around the world, numerous scientists have been carried out researches of e-Science to improve performance of computations and accessibility of their experimental flexibilities for a long times. However, they still have been in difficulty securing high-performance computing facilities. In case of Aerodynamics, for example, a single experiment costs a tremendous amount of budget and requires a span of more than 6 months even though researchers have been developed diverse improved mathematical methods as well as relied on advanced computing technologies to reduce runtime and costs. In this paper, we proposed a multiple infrastructure-based scientific workflow environments for engineering education in fields of design optimization of aircraft and demonstrated the superiority. Since it offers diverse kind of computing resources, it can offer elastic resources regardless of the number of tasks for experiments and limitations of spaces. Also, it can improve education efficiency by using this environment to engineering education.

New Fuzzy Controller for High Performance of IPMSM Drive (IPMSM 드라이브의 고성능 제어를 위한 새로운 퍼지제어기)

  • 이정철;이홍균;김종관;정동화
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.40 no.3
    • /
    • pp.199-207
    • /
    • 2003
  • This paper is proposed new fuzzy controller for high performance of interior permanent magnet synchronous motor(IPMSM) drive. New fuzzy controller take out appropriate amounts of accumulated control input according to fuzzily described situations in addition to the incremental control input calculated by conventional direct fuzzy controller The structures of the proposed controller is motivated by the problems of direct fuzzy controller. The direct controller generally give inevitable overshoot when one tries to reduce rise time of response especially when a system of order higher than one is under consideration. The undesirable characteristics of the direct fuzzy controller are caused by integrating operation of the controller, even though the Integrator itself is introduced to overcome steady state error in response. Proposed controller fuzzily clear out integrated quantities acrording to situation. This paper attempts to provide a thorough comparative insight into the behavior of IPMSM drive with direct and new fuzzy speed controller. The validity of new fuzzy speed controller is confirmed by response results for IPMSM drive system.

Separation of Caffeine and Catechin Compounds from Green Tea by Quercetin Molecular Imprinted Solid-Phase Extraction (케르세틴 분자각인 고정상 추출을 이용한 녹차에서 카페인 및 카테킨 화합물의 분리)

  • Jin, Yin-Zhe;Row, Kyung-Ho
    • Journal of the Korean Chemical Society
    • /
    • v.51 no.2
    • /
    • pp.165-170
    • /
    • 2007
  • In this work, caffeine and some catechin compounds such as +C, EGC and EGCG were extracted from green tea using quercetin molecular imprinted polymers in solid-phase extraction. For synthesis of MIP, quercetin as the templates, MAA as the monomer, EGDMA as the crosslinker and AIBN as the initiator were used. For extraction of caffeine and catechin compounds from green tea, the solid-phase extractions of a load followed by wash and elution procedures were done with water, methanol and methanol:acetic acid=90:10 (vol.%) as the solvents, respectively. HPLC analysis (C18 column, 5 μm, 250×4.6 mm) with the mobile phase of methanol:water=40:60 (vol.%) at a flow rate of 0.5 ml/min was adopted for the quantitative determination. By solid-phase extraction, the resolutions of caffeine and some catechin compounds from green tea were increased. The quercetin-MIP had higher selectivity to +C compounds.