1 |
Y. A. Khalidi, 'Virtual memory support for multiple page sizes,' In Proc. of the fourth workshop on workstation operating systems, Oct. 1993
DOI
|
2 |
Sribalan Santhanm, 'StrongARM SA110, a 160mhz 32b 0.5w CMOS ARM processor,' In Hot Chips 8, Aug. 1996
|
3 |
M. B. Kamble and K. Ghose, 'Energy-Efficiency of VLSI Cache:A Comparative Study,' in Proc. IEEE 10-th Intl. Conf. On VLSI Design, pp. 261-267, Jan. 1997
DOI
|
4 |
M. B. Kamble and K. Ghose, 'Analytical Energy Dissipation Models for Low Power Caches,' ACM/IEEE Intl. Symp. on Low-Power Electronics and Design, Aug. 1997
DOI
|
5 |
M. Talluri, Shing Kong, Mark D. hill, and David A. Patterson. 'Tradeoffs in Supporting Two Page Sizes,' In Proc. the 19th Annual Intl Symp. on Computer Architecture, pp. 415-424, May 1992
DOI
|
6 |
J. Kin, M. Gupta, and W.H. Mangione-Smith, 'The Filter Cache:An Energy Efficient Memory Structure,' MICRO-97: ACM/IEEE International Symposium on Microarchitecture, Research Triangle Park, NC, pp. 184-193, Dec. 1997
DOI
|
7 |
Ghose K. and Kamble M. B., 'Reducing power in superscalar processor caches using subbanking multiple line buffers and bit-line segmentation,' ACM/IEEE Intl Symp on Low-Power Electronics and Design, pp. 70-75, Aug. 1999
DOI
|
8 |
Mark D Hill and M. Talluri, 'Suppassing the TLB Performance of Superpages with Less Operating system Support,' ASPLOS VI-, San Jose, California USA, pp. 171-182, Oct. 1994
|
9 |
Kin, et al., 'Filtering memory references to increase energy efficiency,' IEEE Transactions on Computers, Vol. 49, No. 1, January 2000
DOI
ScienceOn
|
10 |
D. Liu, and C. Svensson, 'Trading Speed for Low Power by Choice of Supply and Threshold Voltages,' IEEE journal of solid atate Circults, Vol. 28, No. 1, 1993
DOI
ScienceOn
|
11 |
Todd M. Austin; and Gurindar S. Sohi, 'Hignbandwidth address translation for multiple-issue processors,' In Proceedings of the 32rd ACM Intl Symp. on Computer Architecture, pp. 158-167, May 1996
DOI
|
12 |
T. Juan, T. Lang, J. Navarro, 'Reducing TLB Power Requirements,' Intl Symp on Low Power Electronics and design, 1997
DOI
|
13 |
J. H. Lee, J. S. Lee, G. H. Park, G. W. Lee, and S. D. Kim, 'Dual TLB structure to support two page sizes,' Electronics Letters, Vol. 36, No. 8, pp. 705-706, Apr. 2000
DOI
ScienceOn
|
14 |
S. Manne, A. Klauser, D. Srunwald, F. Somenzi, 'Low power TLB Design for High Performance Microprocessors,' Univ. of Colorado Technical Report, 1997
|
15 |
Jan Edler and Mark , 'Dinero IV Trace-Driven Uniprocessor Cache Simulator,' available from Univ.Wis., CS ftp site 1997
|
16 |
Glenn Reinman and Norm Jouppi, 'An Integrated Cache Timing and Power Model,' Compaq WRL Report, 1999
|
17 |
S. J. E. Wilton, and N. Jouppi, An Enhanced Access and Cycle Time Model for On-Chip Caches, Digital WRL Research Report 93/5, July 1994
|