• Title/Summary/Keyword: 결함 트리거

Search Result 73, Processing Time 0.029 seconds

Design and Implementation of Multiple View Image Synthesis Scheme based on RAM Disk for Real-Time 3D Browsing System (실시간 3D 브라우징 시스템을 위한 램 디스크 기반의 다시점 영상 합성 기법의 설계 및 구현)

  • Sim, Chun-Bo;Lim, Eun-Cheon
    • The Journal of the Korea Contents Association
    • /
    • v.9 no.5
    • /
    • pp.13-23
    • /
    • 2009
  • One of the main purpose of multiple-view image processing technology is support realistic 3D image to device user by using multiple viewpoint display devices and compressed data restoration devices. This paper proposes a multiple view image synthesis scheme based on RAM disk which makes possible to browse 3D images generated by applying effective composing method to real time input stereo images. The proposed scheme first converts input images to binary image. We applies edge detection algorithm such as Sobel algorithm and Prewiit algorithm to find edges used to evaluate disparities from images of 4 multi-cameras. In addition, we make use of time interval between hardware trigger and software trigger to solve the synchronization problem which has stated ambiguously in related studies. We use a unique identifier on each snapshot of images for distributed environment. With respect of performance results, the proposed scheme takes 0.67 sec in each binary array. to transfer entire images which contains left and right side with disparity information for high quality 3D image browsing. We conclude that the proposed scheme is suitable for real time 3D applications.

The Design of CMOS-based High Speed-Low Power BiCMOS LVDS Transmitter (CMOS공정 기반의 고속-저 전압 BiCMOS LVDS 구동기 설계)

  • Koo, Yong-Seo;Lee, Jae-Hyun
    • Journal of IKEEE
    • /
    • v.11 no.1 s.20
    • /
    • pp.69-76
    • /
    • 2007
  • This paper presents the design of LVDS (Low-Voltage-Differential-Signaling) transmitter for Gb/s-per-pin operation. The proposed LVDS transmitter is designed using BiCMOS technology, which can be compatible with CMOS technology. To reduce chip area and enhance the robustness of LVDS transmitter, the MOS switches of transmitter are replaced with lateral bipolar transistor. The common emitter current gain($\beta$) of designed bipolar transistor is 20 and the cell size of LVDS transmitter is $0.01mm^2$. Also the proposed LVDS driver is operated at 1.8V and the maximum data rate is 2.8Gb/s approximately In addition, a novel ESD protection circuit is designed to protect the ESD phenomenon. This structure has low latch-up phenomenon by using turn on/off character of P-channel MOSFET and low triggering voltage by N-channel MOSFET in the SCR structure. The triggering voltage and holding voltage are simulated to 2.2V, 1.1V respectively.

  • PDF

The novel NPLVTSCR ESD ProtectionCircuit without Latch-up Phenomenon for High-Speed I/O Interface (Latch-up을 방지한 고속 입출력 인터페이스용 새로운 구조의 NPLVTSCR ESD 보호회로)

  • Koo, Yong-Seo
    • Journal of IKEEE
    • /
    • v.11 no.1 s.20
    • /
    • pp.54-60
    • /
    • 2007
  • In this study novel ESD protection device, namely, N/P-type Low Voltage Triggered SCR, has been proposed, for high speed I/O interface. Proposed device could lower high trigger voltage($\sim$20V) of conventional SCR and reduce latch-up phenomenon of protection device during the normal condition. In this Study, the proposed NPLVTSCR has been simulated using TMA MEDICI device simulator for electrical characteristic. Also the proposed device's test pattern was fabricated using 90nm TSMC's CMOS process and was measured electrical characteristic and robustness. In the result, NPLVTSCR has 3.2V $\sim$ 7.5V trigger voltage and 2.3V $\sim$ 3.2V holding voltage by changing PMOS gate length and it has about 2kV, 7.5A HBM ESD robustness(IEC61000-4-2).

  • PDF

The SCR-based ESD Protection Circuit with High Latch-up Immunity for Power Clamp (파워 클램프용 래치-업 면역 특성을 갖는 SCR 기반 ESD 보호회로)

  • Choi, Yong-Nam;Han, Jung-Woo;Nam, Jong-Ho;Kwak, Jae-Chang;Koo, Yong-Seo
    • Journal of IKEEE
    • /
    • v.18 no.1
    • /
    • pp.25-30
    • /
    • 2014
  • In this paper, SCR(Silicon Controlled Rectifier)-based ESD(Electrostatic Discharge) protection circuit for power clamp is proposed. In order to improve latch-up immunity caused by low holding voltage of the conventional SCR, it is modified by inserting n+ floating region and n-well, and extending p+ cathode region in the p-well. The resulting ESD capability of our proposed ESD protection circuit reveals a high latch-up immunity due to the high holding voltage. It is verified that electrical characteristics of proposed ESD protection circuit by Synopsys TCAD simulation tool. According to the simulation results, the holding voltage is increased from 4.61 V to 8.75 V while trigger voltage is increased form 27.3 V to 32.71 V, respectively. Compared with the conventional SCR, the proposed ESD protection circuit has the high holding voltage with the same triggering voltage characteristic.

A Study on the Reversible SCR Servo Amplifier (정역전이 가능한 SCR 서보증폭기에 관한 연구)

  • Ahn, B. W.;Park, S. K.
    • Journal of the Korean Society of Fisheries and Ocean Technology
    • /
    • v.31 no.2
    • /
    • pp.190-198
    • /
    • 1995
  • Many industrial servo amplifiers employ power transister as output device. Thyristor converters are not adopted to drive servo motor, although thyristor is superior to power TR in power rating, noise immunity, price, and size. The reason is, thyristor has no ability of self turn - off. Here in this paper line commutation, in which thyristor is turned off naturally since cathode voltage is higher than anode as time goes by, is employed to turn on thyristor with a delicate sequence. We developed thyristor servo amplifier which does not cause any damage on thyristor because it is designed to prevent triggering the two SCRs in the same arm simultaneously. And it was made clearly how to trigger SCR without any power line shorting and also harmonic analysis is carried out with the aid of FFT analyzer and proved that it can be used even severe reactive load. The designed circuit operated as a good DC amplifier in conventinal servomotor and the results can be use as a position control system application.

  • PDF

Wake-up Schematic Design For Ultra Low Power USN/WBAN Sensor Node System (저전력 USN/WBAN 센서노드 시스템용 Wake-up 회로 설계)

  • Hwang, Ji-Hun;Roh, Hyoung-Hwan;Kim, Hyeong-Seok;Park, Jun-Seok
    • Proceedings of the KIEE Conference
    • /
    • 2009.07a
    • /
    • pp.1568_1569
    • /
    • 2009
  • RFID 수동 태그의 동작 원리를 이용하여 USN/WBAN 센서 노드 시스템에 적용 가능한 웨이크 업 회로를 설계하였다. 웨이크 업회로 구성은 크게 전압 체배기, 복조기, 상태기계로 구성되었다. 상태 기계에 동작 가능한 전압을 공급하기 위해 전압 체배기는 문턱 전압 제거 방식을 적용한 구조를 사용하였고, 복조기 회로로는 AM 복조기로 구조가 간단한 포락선 검파기 방식을 사용하였다. 전압 체배기에 높은 전압이 인가될 경우 회로가 파괴되는 것을 막기 위해 제한 회로를 구성하여 최대 전압을 2.1V로 제한하였다. 또한 복조기에서는 안정적인 데이터 복조를 위해 비교기의 기준전압을 입력신호의 평균값을 사용한 슈미트 트리거 비교기를 사용하여 안정적으로 데이터를 추출하였다. 삼성 0.18um CMOS 공정을 이용하여 설계하였고, 측정 결과 전압 체배기의 체배 전압은 2.07~1.76V까지 체배 되는 것을 확인하였고, 복조기의 데이터 복조 역시 약 4M의 거리까지 데이터를 복조함을 확인하였다.

  • PDF

Current-controllable saw-tooth waveform generators using current-tunable Schmitt trigger (전류-제어 슈미트 트리거를 이용한 전류-제어 톱니파 발생기)

  • Chung, Won-Sup;Lee, Myung-Ho
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.44 no.7 s.361
    • /
    • pp.31-36
    • /
    • 2007
  • A saw-tooth waveform generator whose frequency can be controlled with a do bias current is proposed. The generator utilizes operational transconductance amplifiers (OTA's) as switching element. It features simple and wide sweep capability The circuit built with commercially avaliable components exhibits good linearity of current-to-frequency transfer characteristics and relatively low temperature sensitivity.

UbiCore : An Effective XML-based RFID Middleware System (UbiCore : XML 기반 RFID 미들웨어 시스템)

  • Lee, Hun-Soon;Choi, Hyun-Hwa;Kim, Byoung-Seob;Lee, Myung-Cheol;Park, Jae-Hong;Lee, Mi-Young;Kim, Myung-Joon;Jin, Sung-Il
    • Journal of KIISE:Databases
    • /
    • v.33 no.6
    • /
    • pp.578-589
    • /
    • 2006
  • Owing to the proliferation of Radio Frequency Identification (RFID) technologies which is being watched as a core technology of ubiquitous computing, applications which offer convenience to people using RFID technologies are more and more increased. To easily develop these applications, a middleware system which acts as a bridge between RFID hardware and application is essential. In this paper, we propose a novel XML-based RFID middleware system called UbiCore (Ubiquitous Core). UbiCore has following features: First, UbiCore employs its own query language called XQueryStream (XQuery for Stream Data) which is originated from XQuery. Second, UbiCore has the preprocessing phase called pre-filtering prior to query evaluation and reuses the intermediate result of previous evaluation to speed up the processing of RFID tag data stream. Third, UbiCore supports query on both continuously generated stream data and archived historical data. And last, UbiCore offers a distinct markup language called Context-driven Service Markup Language (CSML) to easily specify the linking information between context and service.

The novel SCR-based ESD Protection Device with High Holding Voltage (높은 홀딩전압을 갖는 사이리스터 기반 새로운 구조의 ESD 보호소자)

  • Won, Jong-Il;Koo, Yong-Seo
    • Journal of IKEEE
    • /
    • v.13 no.1
    • /
    • pp.87-93
    • /
    • 2009
  • The paper introduces a silicon controlled rectifier (SCR)-based device with high holding voltage for ESD power clamp. The holding voltage can be increased by extending a p+ cathode to the first n-well and adding second n-well wrapping around n+ cathode. The increase of the holding voltage above the supply voltage enables latch-up immune normal operation. In this study, the proposed device has been simulated using synopsys TCAD simulator for electrical characteristic, temperature characteristic, and ESD robustness. In the simulation result, the proposed device has holding voltage of 3.6V and trigger voltage of 10.5V. And it is confirmed that the device could have holding voltage of above 4V with the size variation of extended p+ cathode and additional n-well.

  • PDF

A Study on the Limitations in the Field Application of Seismic Mini-tomography (소규모 탐사단면에 대한 탄성파 토모그래피의 현장 적용 한계성 연구)

  • 김중열;김유성;현혜자;김기석
    • The Journal of Engineering Geology
    • /
    • v.6 no.1
    • /
    • pp.15-22
    • /
    • 1996
  • Frequency content of seismic waves observed in field seismic survey in Korea has almost not exceeded 4kHz(wave length 1m). The limited frequency content not only restricts the minimum size of objects which can be surveyed in seismic tomogrpahic application, but also makes a fundamental limit in the resolution of tomogram. This paper shows the resonable result obtained by confirmimg and resolving the problems which can be occured m measuring procedure for the small - sized section through field application. Seismic tomographic field survey was performed for a concrete construction for railroad bridge in Korea, and to this the tomographic measurements for the stone-build foundation construction for a bell house of church in Germany were compared.

  • PDF