• Title/Summary/Keyword: 가변 제한속도

Search Result 57, Processing Time 0.019 seconds

A Novel VLSI Architecture for Parallel Adaptive Dictionary-Base Text Compression (가변 적응형 사전을 이용한 텍스트 압축방식의 병렬 처리를 위한 VLSI 구조)

  • Lee, Yong-Doo;Kim, Hie-Cheol;Kim, Jung-Gyu
    • The Transactions of the Korea Information Processing Society
    • /
    • v.4 no.6
    • /
    • pp.1495-1507
    • /
    • 1997
  • Among a number of approaches to text compression, adaptive dictionary schemes based on a sliding window have been very frequently used due to their high performance. The LZ77 algorithm is the most efficient algorithm which implements such adaptive schemes for the practical use of text compression. This paperpresents a VLSI architecture designed for processing the LZ77 algorithm in parallel. Compared with the other VLSI architectures developed so far, the proposed architecture provides the more viable solution to high performance with regard to its throughput, efficient implementation of the VLSI systolic arrays, and hardware scalability. Indeed, without being affected by the size of the sliding window, our system has the complexity of O(N) for both the compression and decompression and also requires small wafer area, where N is the size of the input text.

  • PDF

Concurrent Equalizer with Squared Error Weight-Based Tap Coefficients Update (오차 제곱 가중치기반 랩 계수 갱신을 적용한 동시 등화기)

  • Oh, Kil-Nam
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.36 no.3C
    • /
    • pp.157-162
    • /
    • 2011
  • For blind equalization of communication channels, concurrent equalization is useful to improve convergence characteristics. However, the concurrent equalization will result in limited performance enhancement by continuing concurrent adaptation with two algorithms after the equalizer converges to steady-state. In this paper, to improve the convergence characteristics and steady-state performance of the concurrent equalization, proposed is a new concurrent equalization technique with variable step-size parameter and weight-based tap coefficients update. The proposed concurrent vsCMA+DD equalization calculates weight factors using error signals of the variable step-size CMA (vsCMA) and DD (decision-directed) algorithm, and then updates the two equalizers based on the weights respectively. The proposed method, first, improves the error performance of the CMA by the vsCMA, and enhances the steady-state performance as well as the convergence speed further by the weight-based tap coefficients update. The performance improvement by the proposed scheme is verified through simulations.

A Fast-Loaming Algorithm for MLP in Pattern Recognition (패턴인식의 MLP 고속학습 알고리즘)

  • Lee, Tae-Seung;Choi, Ho-Jin
    • Journal of KIISE:Computing Practices and Letters
    • /
    • v.8 no.3
    • /
    • pp.344-355
    • /
    • 2002
  • Having a variety of good characteristics against other pattern recognition techniques, Multilayer Perceptron (MLP) has been used in wide applications. But, it is known that Error Backpropagation (EBP) algorithm which MLP uses in learning has a defect that requires relatively long leaning time. Because learning data in pattern recognition contain abundant redundancies, in order to increase learning speed it is very effective to use online-based teaming methods, which update parameters of MLP pattern by pattern. Typical online EBP algorithm applies fixed learning rate for each update of parameters. Though a large amount of speedup with online EBP can be obtained by choosing an appropriate fixed rate, fixing the rate leads to the problem that the algorithm cannot respond effectively to different leaning phases as the phases change and the learning pattern areas vary. To solve this problem, this paper defines learning as three phases and proposes a Instant Learning by Varying Rate and Skipping (ILVRS) method to reflect only necessary patterns when learning phases change. The basic concept of ILVRS is as follows. To discriminate and use necessary patterns which change as learning proceeds, (1) ILVRS uses a variable learning rate which is an error calculated from each pattern and is suppressed within a proper range, and (2) ILVRS bypasses unnecessary patterns in loaming phases. In this paper, an experimentation is conducted for speaker verification as an application of pattern recognition, and the results are presented to verify the performance of ILVRS.

THERMAL SIMULATION OF PWM INVERTER (PWM 인버터의 열해석)

  • Kang H.Y.;RYU J.S.;LEE S.W.;KIM Y.G.;SONG J.G.;SHIN Y.J.
    • 한국전산유체공학회:학술대회논문집
    • /
    • 2005.10a
    • /
    • pp.35-38
    • /
    • 2005
  • 인버터는 전기적으로 DC(직류)를 AC(교류)로 변환하는 역 변환 장치이며, 상용전원(AC 22V/440V)으로부터 공급된 전력을 입력받아 전압과 주파수를 가변시켜 전동기에 공급함으로써 전동기의 속도를 고효율로 이용하게 제어하는 장치이다. 본 논문에서는 550kW급 IGBT, DIODE의 발열에 의한 인버터 내부의 열 및 온도분포를 ICEPAK 상용코드를 통하여 수치적 해석을 수행하였다. 인버터의 발열은 캐패시터의 수명과 소자들의 오작동 등 많은 열적 문제를 가지고 있으며 Heat-sink, Fan, Duck등을 통하여 전도와 대류가 이루어지는 시스템이다. 인버터은 많은 파라미터들에 의해 온도가 결정되기 때문에 실험을 통한 해석은 제한적 일수 밖에 없다. 따라서 수치해석을 통하여 빠른 시간에 효율적인 열 설계를 할 수 있으며, 인버터의 크기는 최종적으로 Heat-sink의 형상에 따라 달라지므로 이를 최적화 하고 소형화 하는 작업이 필요하다. 인버터의 복잡한 내부구조상 하단부(발열원, Heat-sink, Fan등)만 수치해석을 수행하였을 때와 Full Model과는 $15^{\circ}C$ 온도 차이를 보였다. 최종적으로 인버터의 최적 열 설계를 위하여 Frame위치 변경, Heat-Sink 형상변화등 많은 수치해석을 통하여 만족할 만한 결과를 얻었다.

  • PDF

Development of the Fishbot Using Haptic Technology (햅틱기술을 이용한 피시봇 개발)

  • Lee, Young-Dae;Kang, Jeong-Jin;Moon, Chan-Woo
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.10 no.4
    • /
    • pp.77-82
    • /
    • 2010
  • In this paper, a haptic fishing robot, Fishbot, for a Virtual Fishing System is presented. Fishbot is 3DOF robot and it consists of a XY table and a wheel motor. To simulate the motion of fish, XY table is controlled by position servo drivers with variable torque constraint, and wheel axis is controlled by torque servo driver. Finally, Fishibot detects the end point of fishing pole with cameras to recognize the pose of user, and it can interface with a Virtual Reality System.

Fog Generated Field Test for Criteria of Sign Size of Variable Speed Limit Signs (가변 제한속도 표지판 크기기준 정립을 위한 안개재현 현장실험)

  • Kim, Yongseok;Lee, Sukki;Kim, Soullam
    • International Journal of Highway Engineering
    • /
    • v.18 no.6
    • /
    • pp.87-96
    • /
    • 2016
  • OBJECTIVES : A fog generated field test was conducted to analyze the relationship between different sizes of variable speed limit signs and the legibility distance under various fog density conditions. By using this study, appropriate sizes of signs can be selected depending on the density of fog. METHODS : An actual tunnel was selected as the area for this test, as other places cannot maintain the fog condition because of rapid air current. A total 121 subjects were recruited for this test, which took place over the course of four days. The test on the first day was conducted under normal weather conditions for comparison. Visibility-distance detecting sensor was used to measure the visibility distance due to the fog density time, simultaneously with the evaluation of legibility distance by subjects. RESULTS : The test results show the relationship between the different sizes of signs and the legibility distance corresponding to the visibility distance due to both non-fog and fog generated conditions. According to the technical test results, appreciable amount of reduction in legibility distance due to fog was resulted in all sizes of signs. Moreover, the legibility distance is reduced proportionately with the decrease in the visibility distance due to fog. CONCLUSIONS : The results of this study can be used to select appropriate sizes of valuable speed signs under fog conditions. Hence, drivers can expect to have more room to respond to adverse weather conditions, thereby reducing the risk of accidents.

Low-Complexity H.264/AVC Deblocking Filter based on Variable Block Sizes (가변블록 기반 저복잡도 H.264/AVC 디블록킹 필터)

  • Shin, Seung-Ho;Doh, Nam-Keum;Kim, Tae-Yong
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.45 no.4
    • /
    • pp.41-49
    • /
    • 2008
  • H.264/AVC supports variable block motion compensation, multiple reference images, 1/4-pixel motion vector accuracy, and in-loop deblocking filter, compared with the existing compression technologies. While these coding technologies are major functions of compression rate improvement, they lead to high complexity at the same time. For the H.264 video coding technology to be actually applied on low-end / low-bit rates terminals more extensively, it is essential to improve tile coding speed. Currently the deblocking filter that can improve the moving picture's subjective image quality to a certain degree is used on low-end terminals to a limited extent due to computational complexity. In this paper, a performance improvement method of the deblocking filter that efficiently reduces the blocking artifacts occurred during the compression of low-bit rates digital motion pictures is suggested. In the method proposed in this paper, the image's spatial correlational characteristics are extracted by using the variable block information of motion compensation; the filtering is divided into 4 modes according to the characteristics, and adaptive filtering is executed in the divided regions. The proposed deblocking method reduces the blocking artifacts, prevents excessive blurring effects, and improves the performance about $30{\sim}40%$ compared with the existing method.

A Hysteresis & PI Current Controller Response Characteristic of SRM (스위치드 릴럭턴스 전동기의 히스테리시스 및 PI 전류제어기 응답특성)

  • Kim, Dong-Hee;Baik, Won-Sik;Kim, Min-Huei
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.21 no.5
    • /
    • pp.25-31
    • /
    • 2007
  • This paper presents a comparison of different current controller response characteristics of SRM. The most common current controllers of the SRM is hysteresis type. The hysteresis controller is easy to implement and fast current control response, but has the inherent disadvantage of switching frequency variations. The other common type of current controller is PI scheme. The design of a classical PI current controller with fixed parameters for SRM is not an easy task due to the extreme nonlinear characteristics. In this paper, some linearization technique is used for design of PI current controller. Experimental results of 1-hp SRM are presented for the basic reference data which can be used to select the proper current control scheme according to the applications.

Development of RSOD using optical phase modulator (광위상 변조기를 이용한 RSOD 개발)

  • Hwang, Dae-Seok;Lee, Young-Woo
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.11 s.353
    • /
    • pp.14-18
    • /
    • 2006
  • Optical interferometer is used for various optical measurement fields in optical metrology and biomedical measurements. In an optical interferometer, optical delay line has to change the optical path length of a reference arm to match with that of a sample in and it's speed was limited by reference arm movement speed. In this paper, we proposed an all-fibered RSODRapid Scanning-speed Optical Delay) without any mechanical movement, and we applied this system to optical interferometer. Experimental setup is consist of pulse laser source (center wavelength 1304nm, pulse width 30ps, repetition rate 10GHz), two phase modulators and dispersive shifted fiber. As experimental results, we obtain the maximum time delay of 11ps at 10MHz repetition rate, and it is easily tuneable the time delay by modulation frequency and modulation voltage.

A Neural Network based Block Classifier for High Speed Fractal Image Compression (고속 프랙탈 영상압축을 위한 신경회로망 기반 블록분류기)

  • 이용순;한헌수
    • Journal of the Korean Institute of Intelligent Systems
    • /
    • v.10 no.3
    • /
    • pp.179-187
    • /
    • 2000
  • Fractal theory has strengths such as high compression rate and fast decoding time in application to image compression, but it suffers from long comparison time necessary for finding an optimally similar domain block in the encoding stage. This paper proposes a neural network based block classifier which enhances the encoding time significantly by classifying domain blocks into 4 patterns and searching only those blocks having the same pattern with the range block to be encoded. Size of a block is differently determined depending on the image complexity of the block. The proposed algorithm has been tested with three different images having various featrues. The experimental results have shown that the proposed algorithm enhances the compression time by 40% on average compared to the conventional fractal encoding algorithms, while maintaining allowable image qualify of PSNR 30 dB.

  • PDF