• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2002.07a
• /
• pp.305-309
• /
• 2002

We have successfully fabricated a Metal-Ferroelectric-Insulator-Semiconductor (MFIS) structure using Bi$\sub$4-x/La$\sub$x/Ti$_3$O$\sub$12/ (BLT) ferroelectric thin film and SiO$_2$/Nitride/SiO$_2$ (ONO) stacked buffer layers for single transistor type ferroelectric nonvolatile memory applications. BLT films were deposited on 15 nm-thick ONO buffer layer by sol-gel spin-coating. The dielectric constant and the leakage current density of prepared ONO film were measured to be 5.6 and 1.0 x 10$\^$-8/ A/$\textrm{cm}^2$ at 2MV/cm, respectively, It was interesting to note that the crystallographic orientations of BLT thin films were strongly effected by pre-bake temperatures. X-ray diffraction patterns showed that (117) crystallites were mainly detected in the BLT film if pre-baked below 400$^{\circ}C$. Whereas, for the films pre-baked above 500$^{\circ}C$, the crystallites with preferred c-axis orientation were mainly detected. From the C-V measurement of the MFIS capacitor with c-axis oriented BLT films, the memory window of 0.6 V was obtained at a voltage sweep of ${\pm}$8 V, which evidently reflects the ferroelectric memory effect of a BLT/ONO/Si structure.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2009.06a
• /
• pp.80-80
• /
• 2009

Recently, multiferroics have attracted much attention due to their numorous potentials. In this work, we attemped to utilize the multiferroics as an alternative material for ferroelectrics. Ferroelectric materials have been stadied to ferroelectric random access memories, however, some inevitable problems prevent it from inplementation. multiferroics shows a ferroelectricity and has low process temperature $BiFeO_3$(BFO) films have good ferroelectric properties but poor leakage characterization. Thus we tried, in this work, to adopt $HfO_2$ insulating layer for metal-ferroelectric-insulator-semiconductor(MFMIS) structure to surpress to leakage current. $BiFeO_3$(BFO) thin films were fabricared by using a sol-gel method on $HfO_2/Si$ structure. Ferroelectric BFO films on a p-type Si(100)wafer with a $HfO_2$ buffer layer have been fabricated to form a metal-ferroelectric-insulator-semiconductor (MFIS) structure. The $HfO_2$ insulator were deposited by using a sol-gel method. Then, they were carried out a rapid thermal annealing(RTA) furnace at $750\;^{\circ}C$ for 10 min in $N_2$. BFO films on the $HfO_2/Si$ structures were deposited by sol-gel method and they were crystallized rapid thermal annealing in $N_2$ atomsphere at $550\;^{\circ}C$ for 5 min. They were characterized by atomic force microscopy(AFM) and Capacitance-voltage(C-V) curve.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.1 no.1
• /
• pp.1-14
• /
• 2001

Current status and prospects of FET-type FeRAMs (ferroelectric random access memories) are reviewed. First, it is described that the most important issue for realizing FET-type FeRAMs is to improve the data retention characteristics of ferroelectric-gate FETs. Then, necessary conditions to prolong the retention time are discussed from viewpoints of materials, device structure, and circuit configuration. Finally, recent experimental results related to the FET-type memories are introduced, which include optimization of a buffer layer that is inserted between the ferroelectric film and a Si substrate, development of a new ferroelectric film with a small remnant polarization value, proposal and fabrication of a 1T2C-type memory cell with good retention characteristics, and so on.

• Journal of the Korean institute of surface engineering
• /
• v.47 no.6
• /
• pp.341-346
• /
• 2014

Ga-doped ZnO (GZO) single layer and $SiO_2/GZO$ bi-layered films were deposited on Polycarbonate(PC) substrate by radio frequency magnetron sputtering. Influence of the structural, electrical, and optical properties of the films was considered. We have considered the influence of electron irradiation energy of 450 and 900 eV on the stuctural, electrical and optical properties of $SiO_2/GZO$ thin films. The optical transmittance in a visible wave length region increased with the electron irradiation energy. The electrical resistivity of the films were dependent on the electron's irradiation energy. The $SiO_2/GZO$ films irradiated at 900 eV were showen the lowest resistivity of $7.8{\times}10^{-3}{\Omega}cm$. The film which was irradiated by electron at 900 eV shows 84.3% optical transmittance and also shows lower than contact angle of $58^{\circ}$ in this study.

• Korean Journal of Materials Research
• /
• v.10 no.3
• /
• pp.199-203
• /
• 2000

$Ta_2_O5$ and $Sr_0.8Bi_2.4Ta_2O_9$ films were deposited on p-type Si(100) substrates by a rf-magnetron sputtering and the metal organic decomposition (MOD), respectively.The electrical characteristics of the $Pt/SBT/Ta_2O_5/Si$ structure were obtained as the functions of $O_2$ gas flow ratio during the $Ta_2_O5$ sputtering and $Ta_2_O5$ thickness. And to certify the role of $Ta_2_O5$ as a buffer layer, the electrical characteristics of $Pt/SBT/Ta_2O_5/Si$ were compared. $Pt/SBT/Ta_2O_5/Si$ capacitor with 20% $O_2$ gas flow ratio during the $Ta_2_O5$ sputtering did now show typical C-V curve of metal/ferroelectric/insulator/semiconductor (MFIS) structure. The capacitor with 20% $O_2$ gas flow ratio during the $Ta_2_O5$ sputtering had the largest memory window. And the memory window was decreased as the $Ta_2_O5$ gas flow ratio during the $Ta_2_O5$ sputtering was increased to 40%, 60%. In the C-V characteristics of the $Pt/SBT/Ta_2O_5/Si$ capacitors with the different $Ta_2_O5$ thickness, the capacitor with 26nm thickness of $Ta_2_O5$ had the largest memory window. The C-V and leakage current characteristics of the Pt/SBT/Si structure were worse than those of $Pt/SBT/Ta_2O_5/Si$ structure. These results and Auger electron spectroscopy (AES) measurement showed that $Ta_2_O5$ films as a buffer layer tool a role to prevent from the formation of intermediate phase and interdiffusion between SBT and Si.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2013.02a
• /
• pp.534-534
• /
• 2013

본 연구에서는 RF/DC 마그네트론 스퍼터링 시스템을 이용하여 co-sputtering 방법으로 TiO2와 ZnO를 이용하여 인버티드 유기태양전지용 버퍼층을 제작하고 TiO2와 ZnO의 함량에 따른 인버티드 유기 태양전지 특성을 비교하였다. Ti-Zn-O 버퍼층은 기존의 버퍼층 제작에 사용되던 용액 공정 대신 스퍼터링 시스템을 이용하여 제작하였다. ITO 전극 상부에 곧바로 Ti-Zn-O를 성막하여 Anode와 버퍼층이 일체화된 투명 전극을 제작하고 ZnO와 TiO2 함량이 유기 태양전지의 특성에 미치는 영향을 연구하였다. 버퍼층의 TiO2와 ZnO 함량에 따른 광학적, 구조적특성을 UV/Vis spectrometry와 X-ray diffraction (XRD), TEM 등으로 분석하였으며, Ti-Zn-O 박막의 실제 버퍼 층으로서의 적용 가능성을 알아보기 위해 인버티드 유기태양전지로 제작하여 그 특성을 평가하였다. 기존의 인버티드 유기태양전지의 특성이 fill factor of 55.58%, short circuit current of 8.33 mA/cm2, open circuit voltage of 0.66 V, efficiency 3.06%인데 반해 최적 조건의 Ti-Zn-O 버퍼층을 적용했을 경우 fill factor of 52.05%, short circuit current of 8.81 mA/cm2, open circuit voltage of 0.66 V, efficiency 3.03%인 우수한 유기태양전지의 특성을 보임으로써 스퍼터링 공법으로 제작된 Ti-Zn-O 박막의 인버티드 유기태양전지용 버퍼 층으로서의 적용 가능성을 확인하였다.

• Proceedings of the International Microelectronics And Packaging Society Conference
• /
• 2003.11a
• /
• pp.221-225
• /
• 2003

The MFIS-FET(Field Effect Transistor) devices using $BLT/Y_2O_3$ buffer layer on p-Si(100) substrates were fabricated by the Sol-Gel method and conventional memory processes. The crystal structure, morphologies and electrical properties of prepared devices were investigated by using various measuring techniques. From the C-V(capacitance-voltage) data at 5V, the memory window voltage of the $Pt/BLT/Y_2O_3/si$ structure decreased from 1.4V to 0.6V with increasing the annealing temperature from $700^{\circ}C\;to\;750^{\circ}C$. The drain current (Ic) as a function of gate voltages $(V_G)$ for the $MFIS(Pt/BLT/Y_2O_3/Si(100))-FET$ devices at gate voltages $(V_G)$ of 3V, 4V and 5V, the memory window voltages increased from 0.3V to 0.8V as $V_G$ increased from 3V to 5V.

• Proceedings of the Materials Research Society of Korea Conference
• /
• 2003.11a
• /
• pp.235-235
• /
• 2003

The development of a buffer layer is an important issue for the second -generation wire, YBCO coated metal wire. The buffer layer demands not only on the prohibition of the reaction between YBCO and metal substrate, but also the proper lattice match and conductivity for high critical current density (Jc) of YBCO superconductor, In order to satisfy these demands, we suggested CaRuO3 as a useful candidate having that the lattice mismatches with Ni (200) and with YBCO are 8.2% and 8.0%, respectively. The CaRuO3 thin films were deposited on Ni substrates using various methods, such as e-beam evaporation and DC and RF magnetron sputtering. These films were investigated using SEM, XRD, pole-figure and AES. In e-beam evaporation, the deposition temperature of CaRuO3 was the most important since both hi-axial texturing and NiO formation between Ni and CaRuO3 depended on it. Also, the oxygen flow rate had i[n effect on the growth of CaRuO3 on Ni substrates. The optimal conditions of crystal growth and film uniformity were 400$^{\circ}C$, 50 ㎃ and 7 ㎸ when oxygen flow rate was 70∼100sccm In RF magnetron sputtering, CaRuO3 was deposited on Ni substrates with various conditions and annealing temperatures. As a result, the conductivity of CaRuO3 thin films was dependent on CaRuO3 layer thickness and fabrication temperature. We suggested the multi-step deposition, such as two-step deposition with different temperature, to prohibit the NiO formation and to control the hi-axial texture.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2006.11a
• /
• pp.73-74
• /
• 2006

Ferroelectric thin films have been widely investigated for future nonvolatile memory application. We fabricated the BLT ($(Bi,La)_4Ti_3O_{12}$) films on Si using a STA ($SrTa_2O_6$) buffer layer BLT and STA film were prepared by sol-gel method. Measurement data by XRD and AFM, showed that BLT film and STA films were well crystallized and a good surface morphology. From C-V measurement reward that the Au/BLT/STA/Si structure showed a clockwise hysteresis loop with a memory window of 1.5 V for the bias voltage sweep of ${\pm}5$ V. From results, the Au/BLT/STA/Si structure is useful for FeFETs.