• Title/Summary/Keyword: ${\sigma}$-Phase

Search Result 263, Processing Time 0.029 seconds

Evaluation of Creep Properties of W-substituted 2205 Duplex Stainless Steel (W치환 2205 이상 스테인리스강의 크리프 특성 평가에 관한 연구)

  • Kim, Gi-Yeob;Choi, Byong-Ho;Nam, Ki-Woo;Ahn, Yong-Sik
    • Journal of the Korean Society for Nondestructive Testing
    • /
    • v.24 no.1
    • /
    • pp.29-37
    • /
    • 2004
  • The effect of the substitution of Tungsten(W) for Molybdenum(Mo) on the creep behaviour of 22Cr-5Ni duplex stainless steel(DSS) has been investigated. Creep tests were carried out at $600^{\circ}C\;and\;650^{\circ}C$. Intermetallic ${\sigma}$ phase is precipitated during creep at $650^{\circ}C$, at which creep rupture time was much lower compared with at $600^{\circ}C$. The substitution of W for Mo in the duplex stainless steel was known to retard the formation of ${\sigma}$ phase. Minimum creep rate and creep rupture time, however, were hardly influenced by the substitution of 2wt.% W. An ultrasonic measurement for the creep specimens has been carried out for the evaluation of creep damage. The sound velocity increases propotionally with the increase of creep rupture time at $600^{\circ}C$ of creep temperature. On the contrary, the sound velocity decreases with the increase of rupture time at $650^{\circ}C$, which can be correlated with the microstructural evolution during creep.

Influence of the Cooling Rate on the Phase Precipitation of Super Duplex Stainless Steel (슈퍼 듀플렉스 스테인리스강의 응고·냉각 시 상석출에 미치는 냉각속도의 영향)

  • Jang, Eun Seok;Kim, Ki Young;Kim, Suk Jun
    • Journal of Korea Foundry Society
    • /
    • v.35 no.2
    • /
    • pp.23-28
    • /
    • 2015
  • This work presents the effect of the cooling rate on the precipitation of super duplex stainless steel. Specimens of super duplex stainless steel with a specific composition were cooled at various cooling rates after being melted at $1550^{\circ}C$ in a directional solidification furnace. Ferrite (${\delta}$), Austenite (${\gamma}$), Sigma (${\sigma}$), and Chi (${\chi}$) phases were precipitated when the cooling rate was lower than 0.22 K/s. When the cooling rate was 0.22 K/s or faster, ${\sigma}$ and ${\chi}$ phases were not precipitated.

Transient Buoyant Flows of a Stratified Fluid in a Vertical Channel

  • Park, Jun-Sang
    • Journal of Mechanical Science and Technology
    • /
    • v.15 no.5
    • /
    • pp.656-664
    • /
    • 2001
  • A theoretical analysis is performed to describe the qualitative behavior of transient buoyant flows in a vertical channel. Consideration is given to the case of a fluid with a pre-existing stratification. The fluid motion is generated by giving impulsive anti-symmetric step-changes in temperature at the vertical left ad right sidewalls. The qualitative character of the flow is shown to be classified in the Rayleigh number (Ra)-Prandtl number ($sigma$) diagram. The transitory approach to the steady state can be monotonic or oscillatory, depending on ($sigma$-1)$^2$$pi$$^4$ 4$sigma$$R_a$. The prominent characteristics of time-dependent flow are discussed for large $R_a$. The profiles of temperature and velocity in the transient phase are depicted, which disclose distinctive time scales of motion. The transient process is shown to be sensitive to the Prandtl number. The detailed evolutions of flow and temperature fields are illustrated for large $R_a$.

  • PDF

A Design of ${\Delta}{\Sigma}$ Fractional-N Frequency Synthesizer Using Pulse Removed PFD for 802.11 n Standard (802.11n WLAN용 ${\Delta}{\Sigma}$ Fractional-N 주파수 합성기의 피드백 체인 설계)

  • Jeon, Boo-Won;Kim, Jong-Cheol;Roh, Hyung-Hwan;Park, Jun-Seok;Oh, Ha-Ryung;Seong, Young-Rak;Joung, Myoung-Sub
    • Proceedings of the KIEE Conference
    • /
    • 2008.10a
    • /
    • pp.161-162
    • /
    • 2008
  • 본 논문에서는 820.11n 규격에 적합한 Fractional-N 주파수 합성기를 설계하였다. 본 논문에서 설계한 주파수 합성기의 특징은 PFD(Phase Frequency Detector) 뒷단에 잔여 펄스를 제거하는 Pulse Remover를 연결하여 이중 궤환 Charge Pump의 안정도를 향상시켰으며, Charge Pump에서 동시에 발생하는 Up/Down 전류로 인한 Spike성 전류를 없앰으로서 스퓨리어스를 최소화 시켰다. Pulse Removed RFD를 사용함으로서 발생하는 PFD Deadzon문제는 2N+2분주와 2N-2분주기를 3차의 ${\Delta}{\Sigma}$ Modulator가 선택해줌으로 해결하였다. 삼성 0.18u 공정을 이용하여 설계 하였으며 각 블록은 Cadence spectre를 이용하여 검증하였다.

  • PDF

A Clock Regenerator using Two 2nd Order Sigma-Delta Modulators for Wide Range of Dividing Ratio

  • Oh, Seung-Wuk;Kim, Sang-Ho;Im, Sang-Soon;Ahn, Yong-Sung;Kang, Jin-Ku
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.12 no.1
    • /
    • pp.10-17
    • /
    • 2012
  • This paper presents a clock regenerator using two $2^{nd}$ order ${\sum}-{\Delta}$ (sigma-delta) modulators for wide range of dividing ratio as defined in HDMI standard. The proposed circuit adopts a fractional-N frequency synthesis architecture for PLL-based clock regeneration. By converting the integer and decimal part of the N and CTS values in HDMI format and processing separately at two different ${\sum}-{\Delta}$ modulators, the proposed circuit covers a very wide range of the dividing ratio as HDMI standard. The circuit is fabricated using 0.18 ${\mu}m$ CMOS and shows 13 mW power consumption with an on-chip loop filter implementation.

A Design of ${\Delta}{\Sigma}$ Fractional-N Frequency Synthesizer Using Pulse Removed PFD for 802.11n Standard (Pulse Removed PFD를 이용한 802.11n WLAN용 ${\Delta}{\Sigma}$ Fractional-N 주파수 합성기 설계)

  • Kim, Jong-Cheol;Jeon, Boo-Won;Roh, Hyung-Hwan;Park, Jun-Seok;Oh, Ha-Ryung;Seong, Young-Rak;Joung, Myeong-Sub
    • Proceedings of the KIEE Conference
    • /
    • 2008.07a
    • /
    • pp.1386-1388
    • /
    • 2008
  • 본 논문에서는 820.11n 규격에 적합한 Fractional-N 주파수 합성기를 설계하였다. 본 논문에서 설계한 주파수 합성기의 특징은 PFD(Phase Frequency Detector) 뒷단에 잔여 펄스를 제거하는 Pulse Remover를 연결하여 이중 궤환 Charge Pump의 안정도를 향상시켰으며, Charge Pump에서 동시에 발생하는 Up/Down 전류로 인한 Spike성 전류를 없앰으로서 스퓨리어스를 최소화 시켰다. Pulse Removed PFD를 사용함으로서 발생하는 PFD Deadzon문제는 2N+2분주와 2N-2분주기를 3차의 ${\Delta}{\Sigma}$ Modulator가 선택해줌으로 해결하였다. 삼성 0.18u 공정을 이용하여 설계 하였으며 각 블락은 Cadence spectre 를 이용하여 검증하였다.

  • PDF

A Case Study of Six Sigma Project for Improving TIP Life Time in a Spot Welding Process (스폿 용접공정의 TIP 수명 향상을 위한 6시그마 프로젝트 사례)

  • Lee, Min-Koo;Kwag, Hyo-Chang
    • Journal of Korean Society for Quality Management
    • /
    • v.33 no.1
    • /
    • pp.88-98
    • /
    • 2005
  • This paper considers a six sigma project for improving the TIP life time in a spot welding process. The project follows a disciplined process of five phases: define, measure, analyze, improve, and control. A process map is used to identify process input and output variables. Nine key process input variables are selected by using C&E matrix and FMEA, and finally four vital few input variables are selected from analyze phase. The optimum process conditions of the vital few input variables are jointly obtained by maximizing TIP life time using DOE and alternative selection method.

A Case Study of Six Sigma Project for Improving Productivity of the Brace Complement Center Pillar (Brace Complement Center Pillar의 생산성 향상을 위한 6시그마 프로젝트사례)

  • Lee, Min-Koo;Lee, Kwang-Ho
    • Journal of Korean Society of Industrial and Systems Engineering
    • /
    • v.29 no.1
    • /
    • pp.9-17
    • /
    • 2006
  • This paper considers a six sigma project for improving productivity of the brace complement center pillar. The project follows a disciplined process of fife phases: define, measure, analyze, improve, and control. A process map is used to identify process input and output variables. Eleven key process input variables are selected by using X&Y matrix and FMEA, and finally eight vital few input variables are selected from analyze phase. The optimum process conditions of the vital few input variables are jointly obtained by maximizing productivity of the brace complement center pillar using DOE and alternative selection method.

Low-temperature Mechanical Behavior of Super Duplex Stainless Steel Considering High Temperature Environment (고온 환경의 영향을 고려한 슈퍼듀플렉스 강의 저온 기계적 거동 평가)

  • Kim, Myung-Soo;Jung, Won-Do;Kim, Jeong-Hyeon;Lee, Jae-Myung
    • Journal of Ocean Engineering and Technology
    • /
    • v.28 no.4
    • /
    • pp.306-313
    • /
    • 2014
  • Super duplex stainless steels (sDSS) are excellent for use under severely corrosive conditions such as offshore and marine applications like pipelines and flanges. sDSS has better mechanical properties and corrosion resistance than the standard duplex stainless steel (DSS) but it is easier for a sigma phase to appear, which depresses the mechanical property and corrosion resistance, compared to DSS, because sDSS has a higher alloy element than DSS. In addition, sDSS has a feeble ductile-brittle transition temperature (DBTT) because it has a 50% ferrite microstructure. In the actual operating environment, sDSS would be thermally affected by welding and a sub-zero temperature environment. This study analyzed how precipitated sDSS behaves at a sub-zero temperature through annealing heat treatment and a sub-zero tensile test. Six types of specimens with annealing times of up to 60 min were tested in a sub-zero chamber. According to the experimental results, an increase in the annealing time reduced the elongation of sDSS, and a decrease in the tensile test temperature raises the flow stress and tensile stress. In particular, the elongation of specimens annealed for 15 min and 30 min was clearly lowered with a decrease in the tensile test temperature because of the increasing sigma phase fraction ratio.

A 1 GHz Tuning range VCO with a Sigma-Delta Modulator for UWB Frequency Synthesizer (UWB 주파수 합성기용 1 GHz 광 대역 시그마 델타 성긴 튜닝형 전압 제어 발진기)

  • Nam, Chul;Park, An-Su;Park, Joon-Sung;Pu, Young-Gun;Hur, Jeong;Lee, Kang-Yoon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.8
    • /
    • pp.64-72
    • /
    • 2010
  • This paper presents a wide range VCO with fine coarse tuning step using a sigma-delta modulation technique for UWB frequency synthesizer. The proposed coarse tuning scheme provides the low effective frequency resolution without any degradation of phase noise performance. With three steps coarse tuning, the VCO has wide tuning range and fine tuning step simultaneously. The frequency synthesizer with VCO was implemented with 0.13 ${\mu}m$ CMOS technology. The tuning range of the VCO is 5.8 GHz~6.8 GHz with the effective frequency resolution of 3.9 kHz. It achieves the measured phase noise of -108 dBc/Hz at 1 MHz offset and a tuning range 16.8 % with 5.9 mW power. The figure-of-merit with the tuning range is -181.5 dBc/Hz.