Journal of the Institute of Electronics and Information Engineers (전자공학회논문지)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

A Mismatch-Insensitive 12b 60MS/s 0.18um CMOS Flash-SAR ADC

소자 부정합에 덜 민감한 12비트 60MS/s 0.18um CMOS Flash-SAR ADC

  • Received : 2016.05.20
  • Accepted : 2016.07.01
  • Published : 2016.07.25
Download PDF
⟨ Previous Next ⟩

Abstract

This work proposes a 12b 60MS/s 0.18um CMOS Flash-SAR ADC for various systems such as wireless communications and portable video processing systems. The proposed Flash-SAR ADC alleviates the weakness of a conventional SAR ADC that the operation speed proportionally increases with a resolution by deciding upper 4bits first with a high-speed flash ADC before deciding lower 9bits with a low-power SAR ADC. The proposed ADC removes a sampling-time mismatch by using the C-R DAC in the SAR ADC as the combined sampling network instead of a T/H circuit which restricts a high speed operation. An interpolation technique implemented in the flash ADC halves the required number of pre-amplifiers, while a switched-bias power reduction scheme minimizes the power consumption of the flash ADC during the SAR operation. The TSPC based D-flip flop in the SAR logic for high-speed operation reduces the propagation delay by 55% and the required number of transistors by half compared to the conventional static D-flip flop. The prototype ADC in a 0.18um CMOS demonstrates a measured DNL and INL within 1.33LSB and 1.90LSB, with a maximum SNDR and SFDR of 58.27dB and 69.29dB at 60MS/s, respectively. The ADC occupies an active die area of $0.54mm^2$ and consumes 5.4mW at a 1.8V supply.

본 논문에서는 무선 통신 시스템 및 휴대용 비디오 처리 시스템과 같은 다양한 시스템 반도체 응용을 위한 12비트 60MS/s 0.18um CMOS Flash-SAR ADC를 제안한다. 제안하는 Flash-SAR ADC는 고속으로 동작하는 flash ADC의 장점을 이용하여 우선 상위 4비트를 결정한 후, 적은 전력 소모를 갖는 SAR ADC의 장점을 이용하여 하위 9비트를 결정함으로써 해상도가 증가함에 따라 동작 속도가 제한이 되는 전형적인 SAR ADC의 문제를 줄였다. 제안하는 ADC는 전형적인 Flash-SAR ADC에서 고속 동작 시 제한이 되는 입력 단 트랙-앤-홀드 회로를 사용하지 않는 대신 SAR ADC의 C-R DAC를 단일 샘플링-네트워크로 사용하여 입력 샘플링 부정합 문제를 제거하였다. 한편, flash ADC에는 인터폴레이션 기법을 적용하여 사용되는 프리앰프의 수를 절반 수준으로 줄이는 동시에 SAR 동작 시 flash ADC에서 불필요하게 소모되는 전력을 최소화하기 위해 스위치 기반의 바이어스 전력 최소화 기법을 적용하였다. 또한 고속 동작을 위해 SAR 논리회로는 TSPC 기반의 D 플립플롭으로 구성하여 범용 D 플립플롭 대비 논리회로 게이트 지연시간을 55% 감소시킴과 동시에 사용되는 트랜지스터의 수를 절반 수준으로 줄였다. 시제품 ADC는 0.18um CMOS 공정으로 제작되었으며, 측정된 DNL 및 INL은 12비트 해상도에서 각각 최대 1.33LSB, 1.90LSB이며, 60MS/s 동작 속도에서 동적성능은 최대 58.27dB의 SNDR 및 69.29dB의 SFDR 성능을 보인다. 시제품 ADC의 칩 면적은 $0.54mm^2$이며, 1.8V 전원전압에서 5.4mW의 전력을 소모한다.

Keywords

References

  1. Xiaoke Wen, et al., "A 12b 60MS/s SHA-Less Opamp-Sharing Pipeline A/D with Switch-Embedded Dual Input OTAs", in Proc. IEEE ISCAS, May 2012, pp. 802-805.
  2. Chun C. Lee, Michael P. Flynn, "A SAR-Assisted Two-Stage Pipeline ADC," IEEE J. Solid-State Circuits, vol. 46, no. 4, pp. 859-869, April 2011. https://doi.org/10.1109/JSSC.2011.2108133
  3. K. H. Lee, et al., "A 12b 50 MS/s 21.6 mW 0.18 ${\mu}$m CMOS ADC maximally sharing capacitors and op-amps," IEEE Trans. Circuits Syst. I, vol. 58, no. 9, pp. 2127-2136, Sept. 2011. https://doi.org/10.1109/TCSI.2011.2112591
  4. C. C. Lee and M. P. Flynn, "A 12b 50MS/s 3.5mW SAR Assisted 2-stage Pipeline ADC," in Symp. VLSI Circuits Dig. Tech. Papers, June 2010, pp. 239-240.
  5. M. Yoshioka, K. Ishikawa, T. Takayama, and S. Tsukamoto, "A 10b 50MS/s 820uW SAR ADC with on-chip digital calibration," in ISSCC Dig. Tech. Papers, Feb. 2010, pp. 384-385.
  6. Y. Chen, S. Tsukamoto, and T. Kuroda, "A 9b 100MS/s 1.46mW SAR ADC in 65nm CMOS," in Proc. ASSCC, Nov. 2009, pp. 145-148.
  7. C. C. Liu, et al., "A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure," IEEE J. Solid-State Circuits, vol. 45, no. 4, pp. 731-740, Apr. 2010. https://doi.org/10.1109/JSSC.2010.2042254
  8. Y. Zhu, et al., "A 10-bit 100-MS/s Reference-Free SAR ADC in 90nm CMOS," IEEE J. Solid-State Circuits, vol. 45, no. 6, pp. 1111-1121, Jun. 2010. https://doi.org/10.1109/JSSC.2010.2048498
  9. M. Furuta, M. Nozawa, and T. Itakura, "A $0.06mm^2$ 8.9b ENOB 40MS/s Pipelined SAR ADC in 65nm CMOS," in ISSCC Dig. Tech. Papers, Feb. 2010, pp. 382-383.
  10. U. F. Chio, et al., "Design and Experimental Verification of a Power Effective Flash-SAR Subranging ADC," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no. 8, pp. 607-611, Aug. 2010. https://doi.org/10.1109/TCSII.2010.2050937
  11. Y. Z. Lin, et al., "A 9-Bit 150-MS/s Subrange ADC Based on SAR Architecture in 90-nm CMOS," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 60, no. 3, pp. 570-581, Mar. 2013. https://doi.org/10.1109/TCSI.2012.2215756
  12. H. L. Park, et al., "A 6b 1.2 GS/s 47.8 mW $0.17mm^2$ 65 nm CMOS ADC for High-Rate WPAN Systems," Journal of Semiconductor Technology and Science, vol. 11, no. 2, pp. 95-103, June 2011. https://doi.org/10.5573/JSTS.2011.11.2.095
  13. Y. K. Cho, J, H, Jung, and K. C. Lee, et al., "A 9-bit 100-MS/s Flash-SAR ADC without Track-and-Hold Circuits," in Symp. ISWCS, Aug. 2012, pp. 880-884.
  14. B. G. Lee and R. Tsang, "A 10-bit 50 MS/s pipeline ADC with capacitor-sharing and variable-gm opamp," IEEE J. Solid-State Circuits, vol. 44, no. 3, pp. 883-890, Mar. 2009. https://doi.org/10.1109/JSSC.2009.2013761
  15. K. J. Lee, K. J. Moon, K. S. Ma, K. H. Moon, and J. W. Kim, "A 65nm CMOS 1.2V 12b 30MS/s ADC with capacitive reference scaling," in Proc. IEEE CICC, Sept. 2008, pp. 165-168.
  16. M. Choi and A. A. Abidi, "A 6-b 1.3-Gsample/s A/D Converter in 0.35-um CMOS," J. Solid-State Circuits, vol. 36, no. 12, pp. 1847-1858, Dec. 2001. https://doi.org/10.1109/4.972135
  17. K. Uyttenhove and M. S. J. Steyaert, "A 1.8-V 6-Bit 1.3-GHz Flash ADC in 0.25-um CMOS," J. Solid-State Circuits, vol. 38, no. 7, pp. 1115-1122, July. 2003. https://doi.org/10.1109/JSSC.2003.813244
  18. J. Y. Um, et al., "A Digital-Domain Calibration of Split-Capacitor DAC for a Differential SAR ADC Without Additional Analog Circuits," IEEE Trans. Circuits Syst. I , Fundam. Theory Appl., vol. 60, no. 11, pp. 2845-2856, Nov. 2013. https://doi.org/10.1109/TCSI.2013.2252475
  19. Y. M. Kim, J. S. Park, Y. J. Shin, and S. H. Lee, "An 87 fJ/conversion-step 12 b 10 MS/s SAR ADC using a minimum number of unit capacitors," Analog Integrated Circuits and Signal Processing, vol. 80, no. 1, pp. 49-57, July 2014. https://doi.org/10.1007/s10470-014-0298-9
  20. Y. S. Cho, et al., "A Non-Calibrated 2x Interleaved 10b 120MS/s Pipeline SAR ADC with Minimized Channel Offset Mismatch," Journal of The Institute of Electronics and Information Engineer, Vol.52, SD, NO.9, pp. 63-73, Sept. 2015.
  21. J. H. Byun, et al., "A 12b 60MS/s 0.11um Flash-SAR ADC Using a Mismatch-Free Shared Sampling Network," in Proc. IEEE Int. SoC Design Conf, Nov. 2015, pp. 79-80.
  22. H. Alzaher and M. Ismail, "A CMOS fully balanced differential difference amplifier and its application," IEEE Transactions on Circuit and Systems II, vol. 48, no. 6, pp. 614-620, June 2001. https://doi.org/10.1109/82.943332
  23. C. Lane, "A 10-bit 60MSPS Flash ADC," Proc. BCTM, pp. 44-47, Sept. 1989.
  24. Y. J. Kim, H. C. Choi, S. W. Yoo, S. H. Lee, "A Re-configurable 0.5V to 1.2V, 10MS/s to 100MS/s, Low-Power 10b 0.13um CMOS Pipeline ADC," in Proc. IEEE CICC, Sept. 2007, pp. 185-188.
  25. C. C. Lee, et al., "A 12b 70MS/s SAR ADC with digital startup calibration in 14nm CMOS," in Symp. VLSI Circuits Dig. Tech. Papers, June 2015, pp. C62-C63.
  26. W. Liu, et al., "A 12-bit 50-MS/s 3.3-mW SAR ADC with background digital calibration," in Proc. IEEE CICC, Sept, 2012, pp. 1-4.