References
- S. Lim, J. W. Kim, K. Yoon, and S. Lee, "A 12-b Asynchronous SAR Type ADC for Bio Signal Detection," Journal of Semiconductor Technology and Science, vol.13, no.2, pp. 108-113, Apr. 2013. https://doi.org/10.5573/JSTS.2013.13.2.108
- B. Kim, L. Yan, J. Yoo, and H. Yoo, "A 40fJ/c-s 1V 10bit SAR ADC with Dual Sampling Capacitive DAC Topology," Journal of Semiconductor Technology and Science, vol. 11, no. 1, pp. 23-32, Mar. 2011. https://doi.org/10.5573/JSTS.2011.11.1.023
- C. C. Liu, et al., "A 10-bit 50-MSPs SAR ADC With a Monotonic Capacitor Switching Procedure," IEEE J. Solid-State Circuits, vol. 45, no. 4, pp. 731-740, Apr. 2010. https://doi.org/10.1109/JSSC.2010.2042254
- Y. Zhu, et al., "A 10-bit 100-MS/s Reference-Free SAR ADC in 90nm CMOS," IEEE J. Solid-State Circuits, vol. 45, no. 6, pp. 1111-1121, Jun. 2010. https://doi.org/10.1109/JSSC.2010.2048498
- G. Y. Huang, et al., "10-bit 30-MS/s SAR ADC Using a Switchback Switching Method," IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 21, no. 3, pp. 584-588, Mar. 2013. https://doi.org/10.1109/TVLSI.2012.2190117
- L. Kull, et al., "A 3.1 mW 8b 1.2 GS/s Single-Channel Asynchronous SAR ADC With Alternate Comparators for Enhanced Speed in 32 nm Digital SOI CMOS," IEEE J. Solid-State Circuits, vol. 48, no. 12, pp. 3049-3057, Dec. 2013. https://doi.org/10.1109/JSSC.2013.2279571
-
J. Jeong, et al., "A
$0.16mm^2$ 12b 30MS/s 0.18um CMOS SAR ADC based on Low-Power Composite Switching," in IEEE International System-on-Chip Design Conference (ISOCC), pp. 79-80, Nov. 2015. - Y. M. Kim, et al., "An 87 fJ/conversion-step 12b 10 MS/s SAR ADC using a minimum number of unit capacitors," Analog Integr. Circuits Signal Process, vol. 80, no. 1, pp. 49-57, Jul. 2014. https://doi.org/10.1007/s10470-014-0298-9
-
Z. Zhu, Y. Xiao and X. Song, "
$V_{CM}$ -based monotonic capacitor switching scheme for SAR ADC," Electron Lett. vol. 49, no. 5, pp. 327-329, Feb. 2013. https://doi.org/10.1049/el.2012.3332 - L. Xie, G. Wen, J. Liu and Y. Wang, "Energy-efficient hybrid capacitor switching scheme for SAR ADC," Electron Lett. vol. 50, no. 1, pp. 22-23, Jan. 2013. https://doi.org/10.1049/el.2013.2794
-
M. Taherzadeh-Sani, et al., A 10-bit 110KS/s 1.16
${\mu}W$ SA-ADC With a Hybrid Differential /Single-Ended DAC in 180-nm CMOS for Multichannel Biomedical Applications. IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 61, no. 8, pp. 584-588. Aug. 2014. https://doi.org/10.1109/TCSII.2014.2327373 - C. Yuan, and Y. Lam, "Low-energy and area-efficient tri-level switching scheme for SAR ADC," Electron Lett. vol. 48, no. 9, pp. 482-483, Apr. 2012. https://doi.org/10.1049/el.2011.4001
- Y. H. Chung, et al., "A 12-bit 8.47-fJ/conversion-step capacitor-swapping SAR ADC in 110-nm CMOS," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 62, no. 1, pp. 10-18, Jan. 2015. https://doi.org/10.1109/TCSI.2014.2340583
- C.-W. Lin, J.-M. Lin, Y.-C. Chiu, C.-P. Huang, and S.-J. Chang, "Mismatch-aware commoncentroid placement for arbitrary-ratio capacitor arrays considering dummy capacitors," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 31, no. 12, pp. 1789-1802, Dec. 2012. https://doi.org/10.1109/TCAD.2012.2204993
- M. Yoshioka, et al., "A 10-b 50MS/s 820-uW SAR ADC With On-Chip Digital Calibration," IEEE Trans. Biomed.. Circuits Syst., vol. 4, no. 6, pp. 410-416, Dec. 2010. https://doi.org/10.1109/TBCAS.2010.2081362
- B. G. Lee, "Power and Bandwidth Scalable 10-b 30MS/s SAR ADC," IEEE Trans. On Very Large Scale Integration Systems, vol. 23, no. 6, pp. 1103-1110, June 2015. https://doi.org/10.1109/TVLSI.2014.2331354
- S. H. Cho, C. K. Lee, J. K. Kwon, and S. T. Ryu, "A 550-uW 10-b 40MS/s SAR ADC With Multistep Addition-Only Digital Error Correction," IEEE J. Solid-State Circuits, vol. 46, no. 8, pp. 1881-1892, Aug. 2011. https://doi.org/10.1109/JSSC.2011.2151450
- A. T. Huynh, H. T. Duong, H. V. Le, and E. Skafidas, "Design and Implementation of an 11bit 50MS/s Split SAR ADC in 65nm CMOS," in Proc. ISCAS, pp. 305-308, June 2014.
- J. J. Kang, and M. P. Flynn, "A 12b 11MS/s Successive Approximation ADC with two comparators in 0.13um CMOS," in Symp. on VLSI Circuits Dig. Tech. Papers, pp. 240-241, June 2009.
- W. Liu, P. Huang, and Y. Chiu, "A 12-bit 50-MS/s 3.3-mW SAR ADC with Background Digital Calibration," in Proc. CICC, pp. 1-4, Sept. 2012.