JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Energy Efficient Processing Engine in LDPC Application with High-Speed Charge Recovery Logic

  • Zhang, Yimeng (Graduate School of Information, Production and Systems, Waseda University) ;
  • Huang, Mengshu (Graduate School of Information, Production and Systems, Waseda University) ;
  • Wang, Nan (Graduate School of Information, Production and Systems, Waseda University) ;
  • Goto, Satoshi (Graduate School of Information, Production and Systems, Waseda University) ;
  • Yoshihara, Tsutomu (Graduate School of Information, Production and Systems, Waseda University)
  • Received : 2011.12.28
  • Published : 2012.09.30
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents a Processing Engine (PE) which is used in Low Density Parity Codec (LDPC) application with a novel charge-recovery logic called pseudo-NMOS boost logic (pNBL), to achieve high-speed and low power dissipation. pNBL is a high-overdriven and low area consuming charge recovery logic, which belongs to boost logic family. Proposed Processing Engine is used in LDPC circuit to reduce operating power dissipation and increase the processing speed. To demonstrate the performance of proposed PE, a test chip is designed and fabricated with 0.18 2m CMOS technology. Simulation results indicate that proposed PE with pNBL dissipates only 1 pJ/cycle when working at the frequency of 403 MHz, which is only 36% of PE with the conventional static CMOS gates. The measurement results show that the test chip can work as high as 609 MHz with the energy dissipation of 2.1 pJ/cycle.

Keywords

References

  1. Y. Moon and D. K. Jeong, "Efficient charge recovery logic," VLSI Circuits, 1995. Digest of Technical Papers., 1995 Symposium on, pp. 129-130, Jun. 1995.
  2. D. Suvakovic and C. Salama, "Two phase nonoverlapping clock adiabatic differential cascode voltage switch logic (adcvsl)," Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International, pp.364-365, 2000.
  3. H. Jianping, C. Lizhang, and L. Xiao, "A new type of low-power adiabatic circuit with complementary pass-transistor logic," ASIC, 2003. Proceedings. 5th International Conference on, vol. 2, pp. 1235-1238 Vol. 2, Oct. 2003.
  4. Y. Ye and K. Roy, "Qserl: quasi-static energy recovery logic," Solid-State Circuits, IEEE Journal of, vol. 36, no. 2, pp. 239-248, Feb. 2001. https://doi.org/10.1109/4.902764
  5. V. De and J. Meindl, "Complementary adiabatic and fully adiabatic mos logic families for gigascale integration," Solid-State Circuits Conference, 1996. Digest of Technical Papers. 42nd ISSCC., 1996 IEEE International, pp. 298-299, 461, Feb. 1996.
  6. Y. Takahashi, K. Konta, K. Takahashi, M. Yokoyama, K. Shouno, and M. Mizunuma, "Carry propagation free adder/subtracter using adiabatic dynamic cmos logic circuit technology," Fundamentals of Electronics, Communications and Computer Sciences, IEICE Transactions on, vol.E86-A, no.6, pp. 1437-1444, Jun 2003.
  7. Y. Takahashi, T. Sekine, and M. Yokoyama, "VLSI implementation of a 4x4-bit multiplier in a two phase drive adiabatic dynamic CMOS logic," Electronics, IEICE Transactions on, vol. E90-C, no. 10, pp. 2002-2006, Oct 2007. https://doi.org/10.1093/ietele/e90-c.10.2002
  8. W. Athas, L. Svensson, J. Koller, N. Tzartzanis, and E. Ying-Chin Chou, "Low-power digital systems based on adiabaticswitching principles," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 2, no. 4, pp. 398-407, Dec. 1994. https://doi.org/10.1109/92.335009
  9. V. S. Sathe, J. Y. Chueh, and M. C. Papaefthymiou, "Energy-efficient ghz-class charge-recovery logic," Solid-State Circuits, IEEE Journal of, vol. 42, no. 1, pp. 38-47, Jan. 2007. https://doi.org/10.1109/JSSC.2006.885053
  10. J. C. Kao, W. H. Ma, V. S. Sathe, and M. Papaefthymiou, "Energyefficient low-latency 600 mhz fir with high-overdrive chargerecovery logic," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. PP, no. 99, pp. 1-12, 2011.
  11. W. H. Ma, J. C. Kao, V. S. Sathe, and M. Papaefthymiou, "A 187MHz subthreshold-supply robust fir filter with charge-recovery logic," VLSI Circuits, 2009 Symposium on, pp. 202-203, June 2009.
  12. Y. Zhang, L. Okamura, and T. Yoshihara, "An energy efficiency 4-bit multiplier with two-phase non-overlap clock driven charge recovery logic," Electronics, IEICE Transactions on, vol. E94-C, no. 4, pp. 605-612, April 2011. https://doi.org/10.1587/transele.E94.C.605
  13. L. Chen, J. Xu, I. Djurdjevic, and S. Lin, "Nearshannon-limit quasicyclic low-density parity-check codes," Communications, IEEE Transactions on, vol. 52, no. 7, pp. 1038-1042, july 2004. https://doi.org/10.1109/TCOMM.2004.831353
  14. A. Darabiha, A. Chan Carusone, and F. Kschischang, "Power reduction techniques for LDPC decoders," Solid-State Circuits, IEEE Journal of, vol. 43, no. 8, pp. 1835-1845, aug. 2008. https://doi.org/10.1109/JSSC.2008.925402
  15. Y. Zhang, M. Huang, N. Wang, S. Goto, and T. Yoshihara, "A 1pJ/cycle processing engine in LDPC application with charge recovery logic," Solid-State Circuits Conference, 2011. A-SSCC 2011. IEEE Asian, pp. 213-216, Nov 2011.
  16. J. P. Uyemura, Introduction to VLSI Circuits and Systems, John Wiley & Sons, INC., 2002.
  17. W. Athas, L. Svensson, and N. Tzartzanis, "A resonant signal driver for two-phase, almost-nonoverlapping clocks," Circuits and Systems, 1996. ISCAS '96., 'Connecting the World'., 1996 IEEE International Symposium on, vol.4, pp. 129-132, 12-15 May, 1996.
  18. A. Drake, K. Nowka, T. Nguyen, J. Burns, and R. Brown, "Resonant clocking using distributed parasitic capacitance," Solid-State Circuits, IEEE Journal of, vol. 39, no. 9, pp. 1520-1528, sept. 2004. https://doi.org/10.1109/JSSC.2004.831435
  19. B. Mesgarzadeh, M. Hansson, and A. Alvandpour, "Jitter characteristic in charge recovery resonant clock distribution," Solid-State Circuits, IEEE Journal of, vol. 42, no. 7, pp. 1618-1625, july 2007. https://doi.org/10.1109/JSSC.2007.896691