The KIPS Transactions:PartA (정보처리학회논문지A)

Korea Information Processing Society (한국정보처리학회)
권호 표지
DOI QR코드

DOI QR Code

Design of a Low-Power Carry Look-Ahead Adder Using Multi-Threshold Voltage CMOS

다중 문턱전압 CMOS를 이용한 저 전력 캐리 예측 가산기 설계

  • Published : 2008.10.31
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes a low-power carry look-ahead adder using multi-threshold voltage CMOS. The designed adder is compared with conventional CMOS adder. The propagation delay time is reduced by using low-threshold voltage transistor in the critical path. Also, the power consumption is reduced by using high-threshold voltage transistor in the shortest path. The other logic block is implemented with normal-threshold transistor. Comparing with the conventional CMOS circuit, the proposed circuit is achieved to reduce the power consumption by 14.71% and the power-delay-product by 16.11%. This circuit is designed with Samsung $0.35{\mu}m$ CMOS process. The validity and effectiveness are verified through the HSPICE simulation.

본 논문은 다중 문턱전압 CMOS를 이용하여 저 전력 특성을 갖는 캐리 예측 가산기 (carry look-ahead adder)를 설계하였으며, 이를 일반적인 CMOS 가산기와 특성을 비교하였다. 전파 지연시간이 긴 임계경로에 낮은 문턱전압 트랜지스터를 사용하여 전파 지연시간을 감소시켰다. 전파 지연시간이 짧은 최단경로에는 높은 문턱전압 트랜지스터를 사용하여 회로전체의 소비전력을 감소시켰으며, 그 외의 논리블럭들은 정상 문턱전압의 트랜지스터를 사용하였다. 설계한 가산기는 일반적인 CMOS 회로와 비교하여 소비전력에서 14.71% 감소하였으며, 소비전력과 지연 시간의 곱에서 16.11%의 성능향상이 있었다. 이 회로는 삼성 $0.35{\mu}m$ CMOS 공정을 이용하여 설계하였으며, HSPICE를 통하여 검증하였다.

Keywords

References

  1. Neil H. E. Weste, Kamran Eshraghian. “Principles of CMOS VLSI Design”, Addison-Wesley Publishing Company 2005
  2. A. Rjoub and O. Koufopavlou, “Low-Power Domino Logic Multiplier Using Low-Swing Technique”, Proceeding of IEEE International Conference on Electronics, Circuits and Systems, Vol.2, pp.45-48, 1998 https://doi.org/10.1109/ICECS.1998.814819
  3. Nan Zhuang and Haomin Wu “A New Design of the CMOS Full Adder”, IEEE Journal of Solid-State Circuits, Vol.27, No.5, May, 1992
  4. Jyh-Ming Wang, Sung-Chuan Fang, and Wu-Shiung Feng, “New Efficient Design for XOR and XNOR Functions on the Transistor Level”, IEEE Journal of Solid-State Circuits, Vol.29, No.7, July, 1994 https://doi.org/10.1109/4.303715
  5. Jang-Hee Kang and Jeong-Beom Kim “Design of a Low Power CVSL Full Adder Using Low-Swing Technique”, IEEE International Conference on Semiconductor Electronics, 7-9, December, 2004 https://doi.org/10.1109/SMELEC.2004.1620880
  6. Mohab Anis, Shawki Arebi, and Mohamed Elmasry “Design and Optimization of Multi-Threshold CMOS(MTCMOS) Circuits”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol.22, No.10, October, 2003 https://doi.org/10.1109/TCAD.2003.818127
  7. Harmander S. Deogun, Dennis Sylvester, and Kevin Nowka “Fine Grained Multi-Threshold CMOS for Enhanced Leakage Reduction”, IEEE International Symposium on Circuits and Systems, 21-24, May, 2006 https://doi.org/10.1109/ISCAS.2006.1693468
  8. H. Won, K. Kim, K. Jeong, K. Park, K. Choi, and J. Kong, “An MTCMOS design methodology and its application to mobile computing,” International Symposium on Low Power Electronics and Design, 2003, pp.110-115