Transactions on Electrical and Electronic Materials

  • 제8권1호
  • /
  • Pages.21-25
  • /
  • 2007
  • /
  • 1229-7607(pISSN)
  • /
  • 2092-7592(eISSN)
한국전기전자재료학회 (The Korean Institute of Electrical and Electronic Material Engineers)
권호 표지
DOI QR코드

DOI QR Code

Effect of Channel Length in LDMOSFET on the Switching Characteristic of CMOS Inverter

  • Cui, Zhi-Yuan (Department of Semiconductor Engineering, Chungbuk University) ;
  • Kim, Nam-Soo (Department of Semiconductor Engineering, Chungbuk University) ;
  • Lee, Hyung-Gyoo (Department of Semiconductor Engineering, Chungbuk University) ;
  • Kim, Kyoung-Won (Hynix Semiconductor Inc.)
  • 발행 : 2007.02.28
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

A two-dimensional TCAD MEDICI simulator was used to examine the voltage transfer characteristics, on-off switching properties and latch-up of a CMOS inverter as a function of the n-channel length and doping levels. The channel in a LDMOSFET encloses a junction-type source and is believed to be an important parameter for determining the circuit operation of a CMOS inverter. The digital logic levels of the output and input voltages were analyzed from the transfer curves and circuit operation. The high and low logic levels of the input voltage showed a strong dependency on the channel length, while the lateral substrate resistance from a latch-up path in the CMOS inverter was comparable to that of a typical CMOS inverter with a guard ring.

키워드

참고문헌

  1. N. Fjjishima, A. Sugi, S. Kajiwara, K. Matsubara, Y. Nagayasu, C. Andre, and T. Salama, 'A high density, low on-resistance, trench lateral power MOSFET with a trench bottom source contact', Proc. ISPSD, p. 143, 2001
  2. T. Kubota, K. Watanabe, K . Karouji, M. Ueno, Y. Anai, Y. Kawaguchi, and A. Nakagawa, 'Cost-effective approach in LDMOS with partial 0.35$\mu$m design into conventional 0.6 $\mu$m process', Proc. ISPSD, p. 245, 2004
  3. M. G. Johnson, 'A symmetric CMOS NOR gate for high speed application', IEEE JSSC, Vol. Sc-23, No. 5, p. 1223, 1988
  4. A. P. Chandraksan, S. Sheng, and R. W. Brodersen, 'Low-power CMOS digital design', IEEE JSSC, Vol. 27, No. 4, p. 473, 1992

피인용 문헌

  1. Threshold Voltage Properties of OFET with CuPc Active Material vol.13, pp.4, 2015, https://doi.org/10.6109/jicce.2015.13.4.257
  2. Integrated on-chip 0.35 μm BiCMOS current-mode DC–DC buck converter vol.99, pp.12, 2012, https://doi.org/10.1080/00207217.2012.680790